DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation
|
|
- Briana Goodwin
- 5 years ago
- Views:
Transcription
1 DesignCon 2004 Design of Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation Lawrence Williams, Ph.D., Ansoft Corporation CF
2 Abstract The push toward FPGA platform solutions with high bandwidth DSP and Gigahertzspeed I/O functionality has led to devices that place greater demands on printed circuit board (PCB) design. This paper details how to apply commercial electromagnetic (EM) finite element software combined with transient circuit simulation to characterize transmission lines, vias and connectors for systems that incorporate high-bandwidth FPGAs. The test structure includes an FPGA development board, a backplane, daughter cards, and associated connectors and coax cables. Two-dimensional EM simulation was used to extract quasistatic circuit models for the PCB transmission lines and coax cables. Threedimensional EM simulation was used to extract models for vias. SPICE was used for end-to-end simulations. Measured TDR and eye diagrams show that simulations can be used to accurately predict interconnect performance at Gb/s. Author(s) Biography Sherri Azgomi is a BSEE graduate from San Jose State University with emphasis on Digital Design. For the last seven years she was a Senior Applications Engineer at Altera Corporation. She has specialized on signal integrity and has written numerous articles, application notes, and other literature on design features of FPGAs. Lawrence Williams is Director of Business Development at Ansoft Corporation. He has over 17 years experience in the fields of electromagnetics and communications engineering and has published numerous technical papers on the subject. He received his Masters, Engineers, and Ph.D. degrees from UCLA in 1989, 1993 and 1995, respectively.
3 Introduction FPGA platform solutions with high bandwidth DSP and I/O functionality have led to devices that place greater demands on printed circuit board (PCB) design. Today's FPGA's provide serial I/O speeds up to Gb/s with near-future devices providing 10 Gb/s. Careful signal integrity design is required for proper operation of these systems. This paper details how to apply commercial electromagnetic (EM) finite element software and laboratory measurements combined with transient circuit simulation to characterize transmission lines, vias and connectors for systems that incorporate highbandwidth FPGAs. The test structure includes an FPGA development board, a backplane, daughter cards, and associated connectors and coax cables. Two-dimensional EM simulation was used to extract quasistatic circuit models for the PCB transmission lines and coax cables. Three-dimensional EM simulation was used to extract models for vias; time-domain reflectometry (TDR) measurements were used to extract SMA connectors; and SPICE was used for end-to-end simulations. The authors have endeavored to cover enough fundamentals so that a novice modeling engineer can get started modeling their system using the various models provided. It is assumed that the user has familiarity with HSPICE this document only covers modeling system parasitics. Transmission line and via models have been validated using laboratory measurements and are considered reliable for interconnects up to 12 inches in length. The rest of the paper is organized as follows. The second section provides a system overview of the communications channel and the various elements in the transmission path. Transmission line modeling follows, with extraction of models for coupled stripline and coaxial cables using two-dimensional EM simulations. The fourth section covers circuit via modeling using three-dimensional EM simulation to extract HSPICE netlists. SMA connectors are modeled using TDR measurements and associated simple equivalent circuits are developed in the fifth section. Section six briefly illustrates how to apply the models in an HSPICE netlist. Transient simulation results are compared with lab measurements for varying trace lengths in section seven. Conclusions are provided at the end. System Overview It is critical to model the transmission path when designing a high-performance, highspeed serial interconnect system. The transmission path may include long transmission lines, connectors, vias and crosstalk from adjacent interconnect. Figure 1 depicts such a system with a driver, transmission path, and receiver. At the driver the data output as shown in the eye diagram has very clearly-defined amplitude levels with minimal jitter around zero crossings. There can be significant degradation to the data after it has passed through the transmission path. This degradation includes loss of signal amplitude, reduction of signal rise time, and a spreading at the zero crossings.
4 Figure 1. System model. Altera and other FPGA suppliers provide characterization reports on I/O drivers and receivers including complete data on the transmitter characteristics such as rise time and eye opening. Also included are data on the receiver sensitivity and tolerance. Designers should consult the characterization reports for required device specifications. Figure 2 shows the set up that was used for simulation and lab measurement. An Altera Stratix GX driver and transmitter package model were connected to the board transmission line, via and the board SMA. It was then connected to a Tyco backplane, consisting of a line card, HMZD connector, a 16 or 32 inch backplane interconnect, another HMZD connector, another line card and finally the coax cable to the oscilloscope. The complexity of this transmission medium containing numerous discontinuities is typical of modern high-speed backplane designs. Extraction of models for the transmission lines, vias, and connectors are discussed in the next sections. Pkg Model T-line Via SMA Linecard Con. Bkpln Con. Linecard cable outa outb Figure 2. Test and simulation setup for Stratix GX driver to oscilloscope. Transmission Line Models An electromagnetic field solver was used to extract the transmission line parameters. Field solvers use Maxwell s equations to determine the actual field behavior present in a device. There are two types of field solvers: quasi-static and full wave. This paper covers applications using quasi-static field solvers.
5 A transmission line can be described at the circuit level using series inductance and resistance combined with shunt capacitance and conductance. An infinitesimal unit length of the transmission line looks like the circuit in Figure 3. Figure 3. RLCG parameters for a segment of a transmission line. In Figure 3, R = Series Resistance per unit length L = Series Inductance per unit length G = Shunt Conductance per unit length C = Shunt Capacitance per unit length. Ansoft s SI2D two-dimensional field solver was used to extract the RLGC parameters for transmission lines. These parameters were used to create an HSPICE-compatible W- element for all transmission structures. After drawing transmission line geometries and entering material parameters, the Ansoft field solver automatically generates a mesh and calculates the electric and magnetic fields using a quasistatic approach. Values for R, L, C, and G are extracted automatically. It is a good idea to perform self-comparison tests to substantiate the results. This is done by observing values produced by the field solver and also by observing some of the plots that can be generated. For a differential pair, a good thing to observe is the skin effect resistance plot for each of the two circuit traces. Figure 4 shows the skin effect resistance plot for a differential pair. This extraction looks satisfactory because the curves for the two traces overlap each other showing the expected symmetry.
6 Figure 4. Skin resistance plot for two traces of a differential pair. Four transmission lines structures were modeled in the SI2D field solver to extract RLCG parameters. The models are for three differential stripline traces as found on the Stratix GX board, the Tyco backplane and the Tyco linecard. Additionally, simulations for a coaxial cable were computed. The coax cable is the standard M17/128-RG400 MIL-c from Harbour Industries. Figure 5 shows the trace geometry for the Stratix GX development board; Figure 6 shows the trace geometry for the Tyco backplane and linecard boards. The skin effect resistance plot for the transmission lines were verified for accuracy of the transmission line models. Figure 7, shows the skin effect resistance plot for the coax cable. Table 1 shows the characteristic impedance for GX transmission line, coax cable, Tyco backplane and linecard. Ref Plane 1.4 mils Dielectric FR4 Er=4.25 Loss Tangent = mils 5 mils 15 mils 0.7 mils 4.5 mils Ref Plane 1.4 mils Figure 5. Stratix GX development board trace geometry.
7 Figure 6. HMZD XAUI test backplane and linecard board trace geometries. Figure 7. Skin effect resistance of coaxial cable. Table 1. Characteristic impedance for transmission lines and the coaxial cable. Model Stratix GX T-line Single ended Differential Tyco Linecard Single ended Differential Tyco Backplane Single ended Differential Characteristic Impedance (Ω) Coax Cable 49
8 The extracted W-element RLGC parameters for the transmission lines were as follows. RLGC parameters for Stratix GX board:.model gx_tline W modeltype=rlgc N=2 + Lo= e e e Co= e e e Ro= Go= RLGC parameters for backplane board:.model tyco_backplane W modeltype=rlgc N=2 + Lo= e e e Co= e e e Ro= Rs= e Gd= e e e-011 RLGC parameters for line card board:.model tyco_linecard W modeltype=rlgc N=2 + Lo= e e e Co= e e e Ro= Rs= e Gd= e e e-011 RLGC parameters for coaxial cable:.model coax_cable W modeltype=rlgc N=1 + Lo= e Co= e Ro= Go= Via Modeling A three-dimensional field solver was used to extract the parasitics associated with via structures. Modeling a transmission medium component such as a via in the time-domain is often performed using a quasistatic assumption. Quasistatic analysis is valid whenever the physical discontinuity is smaller than λ/10, where λ is the wavelength of the highest frequency component present in the signal. Consider a signal that has a rise time of T r. It is often accepted that the highest frequency component present in the signal can be determined using the rule-of-thumb:
9 BW =.5 / T r where BW is the bandwidth or highest frequency component. We know that, Velocity = frequency * wavelength. Velocity in the dielectric is the inverse of delay. In an FR4 medium, the velocity is 5 G in/s, therefore the wavelength in FR4 is 5G /BW in. A differential via on one of the high speed I/Os on the Stratix GX board was modeled. For this task a quasistatic 3D field solver Ansoft Q3D was used. The following calculations were performed to determine if the via could be modeled in the time domain. The rise time of the driver is 100 ps. The highest frequency component in the signal was calculated: BW =.5/100ps = 5 GHz. The wavelength was calculated, therefore, λ = (5 G in/s) / 5 GHz = 1 in. λ/10 = 0.1 in. From this we conclude that if the length of the component is less than 100 mils, then the component can be modeled as a lumped element. The via in this case could be modeled as lumped element using a quasistatic field solver since it is only 93 mils long (the board is 93 mils thick). Figure 8. Differential via structure as modeled in Ansoft Q3D.
10 Figure 8 shows a pictorial representation of the through-hole differential vias surrounded by reference vias as modeled in Ansoft Q3D. Two ports were assigned for each signal via: input port and output port. The reference vias and ground planes were connected together, then the input and output ports were referenced to the ground. The result was a five-port model: two differential inputs (inp & inn), two differential outputs (outp & outn), and a reference ground. The following is the extracted HSPICE model for the differential vias along with the reference vias for the Stratix GX board..subckt diff_via_model inp inn outp outn GND C E-013 C E-013 C001_ E-014 V DC 0 V DC 0 L E-010 L E-010 K001_002 L001 L R F001R V R F002R V V DC 0 V DC 0 L E-010 L E-010 K003_004 L003 L R F003R V R F004R V ENDS diff_via_model SMA Model The SMA was modeled using TDR techniques [ref]. In its most basic form, a TDR consists of a step generator and an oscilloscope. The generator launches a fast edged step signal into the transmission structure under investigation while the oscilloscope monitors the resulting waveform. Incident and reflected voltage waves superimpose on the oscilloscope display, revealing the characteristic impedance of the line and the position and nature (resistive, inductive, or capacitive) of each discontinuity along the line. Discontinuities on a printed circuit board can be characterized using this technique. In that which follows, the measured response of a transmission system that contains an SMA connector is used to determine the connector s impedance. An equivalent circuit is then created using this impedance. Figure 9 shows the measured TDR plot for the Tyco line card and HMZD connector section. Every discontinuity on the transmission path can be seen on the TDR since the rise time of the step being sent for TDR analysis is very small, roughly 20 ps. As can be seen in the figure, both inductive and capacitive discontinuities exist, all of which cause
11 reflections in the transmission path. This plot shows the discontinuities associated with the line card, SMA connector, via and HMZD connector. As the plot shows, there is an inductive discontinuity due to the SMA connector on the line card. The via used on this particular board was a blind via. By observing the TDR response it was concluded that the capacitance due to this via is very small and hence negligible. Capacitances introduced by HMZD connector can be seen in the figure. Figure 9. Measured TDR plot for Tyco linecard and the HMZD connectors. A capacitive discontinuity on the transmission path provides an upward peak on the TDR voltage plot. This is because the impedance of an ideal, lossless transmission line is defined by Z o = L C. (2) As seen in (2), the impedance is reduced as the capacitance increases. Conversely, if a discontinuity is more inductive in nature then the curve will get pulled up. The capacitance and inductance can be calculated using the curves on a TDR plot. For a signal traveling through a capacitive dip region, the equivalent circuit looks like Figure 10.
12 Figure 10. Equivalent circuit for a capacitive discontinuity on the transmission line. The two transmission lines behave as if they are in parallel with each other. The RC time constant for the circuit of Figure 10 is given by RC = Z o C/2. (3) The rise time (T r ) and the voltage (ΔV) can be observed from the TDR plot. These values are then plugged into the equation (for Z o = 50 ohms): (ΔV/250mV) = 1- (T r / 2RC). (4) This equation provides the RC time constant. The RC value can also be approximated from the curve keeping in mind that 63% of the rise is RC. Values for RC can be substituted into (3) and the capacitive discontinuity as seen by the signal can be obtained. If the discontinuity is inductive in nature (the curve goes up) then the signal sees the circuit in Figure 11. Figure 11. Equivalent circuit for an inductive discontinuity on the transmission line.
13 In this case, L/R = L/2Z o. (5) To get the inductance value we can use the equation (for Z o = 50 ohms): (ΔV/250mV) = 1- (T r * Z o / L). (6) In this case, values for the rise time and ΔV were ΔV =16 mv T r =31 ps (16 mv/250 mv) = 1- (31 ps * 50 / L) L= 1.65 nh The SMA lumped models were extracted using the TDR technique. The SMA provides an inductive discontinuity; the inductance value calculated was 1.65 nh. An inductor with value 1.65 nh was added in series with the transmission path for all SMA instances. Using the Models in HSPICE This section briefly describes the method used to construct a SPICE netlist that contains instances of the extracted models. Via: A 3D field solver was used to extract a SPICE model of the Stratix GX development board via in the Via Modeling section above. To use this model in a SPICE netlist, simply create a text document named, e.g., via_model.txt containing the netlist code given above. Then in the HSPICE deck call it using the.include command:.include 'via_model.txt'. To create an instance of the via, use the following syntax Xvia txoutp_20 txoutn_20 X2 Y2 GND gxvia_model
14 Transmission line: Include the RLGC parameters in the HSPICE deck, for example:.model gx_board_tline W modeltype=rlgc N=2 + Lo= e e e Co= e e e Ro= Rs= e Gd= e e e-011 Then call it for one instance of transmission line (2000 mils long in this example), SMA Connector: W1 X2 Y2 GND X3 Y3 GND RLGCMODEL=gx_tline N=2 l=2000mil The SMA or any other simple discontinuity if it is inductive it goes in series, if it is capacitive, it is tied to ground. In our case, Coaxial Cable: L1 X4 X5 1.65n L2 Y4 Y5 1.65n To connect the coaxial cable of length 36 inches: W2 X5 0 outa 0 N=1 L=36000mil RLGCMODEL=m17_coaxial_cable W3 Y5 0 outb 0 N=1 L=36000mil RLGCMODEL=m17_coaxial_cable Simulation Versus Measurement HSPICE simulations and laboratory measurements were performed on the backplane without the GX driver to confirm the accuracy of the models. An input pattern, was sent to the linecard at one end and the output was monitored on the other
15 line card, at the end of a 16 inch trace on the backplane. A pattern generator (HP 7004A) was used to generate the pattern. The transmission path consisted of the SMA connector, linecard transmission line, HMZD connector, backplane transmission line, and coax cable. Figure 12 shows the lab measurement results. For simulation, the RLGC models for the backplane, line card, and the HMZD connector models provided by Tyco were included in the SPICE deck. Also, the SMA inductance, obtained from TDR, was included in the simulation. Figure 13 shows HSPICE simulation results. The differential signals were terminated with 100 ohms. Following were the specifications for the 21-inch trace: coax cable = 35 inch Line card (each) = 2 inch Connector (each)= 0.5 inch Back plane trace= 16 inch Figure 12. Lab measurement for the Tyco backplane, linecard, and coaxial cable with 21 inch trace.
16 Figure 13. HSPICE simulation for Tyco backplane, linecard and coaxial cable with 21 inch trace. Table 2 shows the comparison between the simulation and lab measurement result in terms of amplitude and rise time. Table 2. Simulation vs. lab measurement for backplane board with 21 inch trace. Amplitude Rise time Simulation 420 mv 340 ps Lab measurement 400 mv 322 ps Next, the Stratix GX driver was used instead of the pattern generator. PRBS-7 data pattern was applied to driver and the output was monitored. In all cases, the driver settings were as follows: VOD = 1000, Pre-emphasis = 0 and Termination = 100 ohms. Figure 14 shows the set up for simulation and lab measurement. In this setup, the GX driver and its distributed package model were connected to the board transmission line, SMA and coax cable to the scope. Two different channels were used on the board with various trace length. For channel 3, the trace length of transmission line was about 1.5 inches, and for channel 1, the trace length of transmission line was about 11 inches.
17 Figure 14. Setup for Stratix GX driver to oscilloscope. Figure 15 shows the differential eye diagram for the PRBS pattern out of the Stratix GX device. This channel has about 1.5 inch of trace length on the board. Figure 16 shows the differential HSPICE eye diagram with the Stratix GX driver model. The Stratix GX transmitter package model was included in the simulation. The transmission line length for this simulation was roughly 1.5 inches. Figure 15. Lab measurement of differential eye opening using the Stratix GX driver with 1.5 inch transmission line.
18 Figure 16. Simulation result of differential eye opening using the Stratix GX driver with 1.5 inch transmission line. Table 3 shows the comparison between the simulation and lab measurement result in terms of eye opening and rise time, when only the Stratix GX driver was used with 11- inches of transmission line. Table 3. Simulation vs. lab measurement using Stratix GX driver with 1.5 inch transmission line. Eye Opening Rise Time Simulation 838 mv 170 ps Lab Measurement 854 mv 170 ps Figure 17 shows the differential eye diagram for the PRBS pattern out of the Stratix GX device. This channel has about 11-inch of trace on the board. Figure 18 shows the differential HSPICE eye diagram using the Stratix GX driver model. The Stratix GX transmitter package model was included in the simulation. The transmission line length for this simulation was about 11 inches. Table 4 shows the comparison between the simulation and lab measurement result in terms of eye opening and rise time, when only the Stratix GX driver was used with 11-inch of transmission line.
19 Figure 17. Lab measurement of differential eye opening using the Stratix GX driver with 11 inch transmission line. Figure 18. Simulation result of differential eye opening using the Stratix GX driver with 11 inch transmission line. Table 4. Simulation vs. lab measurement using Stratix GX driver with 11 inch transmission line. Eye Opening Rise Time Simulation 645mV 223 ps Lab Measurement 648 mv 231ps
20 Next, the Stratix GX driver was used with the backplane model. To validate the transmission line models, the Tyco backplane was added to Stratix GX board and the result were monitored after 23 and 39 inches of trace. Figure 2 shows the set up for full simulation and lab measurement. In this setup, the Stratix GX driver and transmitter package model were connected to the board transmission line, via and the board SMA. It was also connected to the Tyco backplane which consisted of line card, HMZD connector, 16 or 32 inch backplane, another HMZD connector, another line card and finally the coax cable to the scope. Figure 19 shows the differential eye diagram from lab measurement when the driver of the Stratix GX device was driving out on the HSSI side (channel 3) and it was connected to the Tyco back plane. The transmission line length on Stratix GX board was about 1.5-inches, the trace length on Tyco line card was 2 inches, on HMZD connecter was about 0.5 inches, and Tyco backplane was 16 inches, so the total trace length was about 23 inches ( ). Figure 19. Differential eye measured in the lab with 23 inch trace. Figure 20 shows the simulation result when 20-inch of trace was added to the Stratix GX driver. The input data pattern applied was PRBS-7. For this simulation, the RLGC models for line card and back plane and the HSPICE model for HMZD connector were included in the simulation. To represent the SMA discontinuity, the inductance value obtained from TDR was included in the simulation.
21 Figure 20. Simulated differential eye with 23 inch trace. Table 5 shows the comparison between the simulation result and lab measurement in terms of eye opening and rise time, when 23-inch of trace was used. Table 5. Simulation vs. lab measurement for Stratix GX driver with 23 inch trace. Eye Opening Rise Time Simulation 370mV 265 ps Lab Measurement 330 mv 250 ps Figure 21 shows the differential eye diagram from the lab measurement when the driver of the Stratix GX was driving out on the HSSI side (channel 3) and was connected to the Tyco back plane. The transmission line length on the Stratix GX board was about 1.5 inches, the trace length on Tyco line card was 2 inches, on HMZD connecter was about 0.5 inches, and Tyco backplane board was 32 inches, so the total trace length was about 39 inches ( ).
22 Figure 21. Differential eye measured in the lab for 39 inch trace. Figure 22 shows the differential eye diagram from simulation result when 39 inches of trace was added to the Stratix GX driver. The input data pattern applied was PRBS-7. For this simulation, the RLGC models for linecard and back plane along with HMZD connector model were included in the simulation. To represent the SMA discontinuity, the inductance value obtained from TDR was included in simulation. Figure 22. Simulated differential eye for 39 inch trace. Table 6 shows the comparison between the simulation result and lab measurement in terms of eye opening and the rise time, when 39 inches of trace was added.
23 Table 6. Simulation vs. lab measurement for Stratix GX driver and 39 inch trace. Simulation Lab Measurement Eye Opening 252 mv 200 mv Rise Time 306ps 300ps Conclusion Modern platform FPGA devices provide wide bandwidth processing and high-speed I/O. Serial I/O with speeds in the Gigabit realm creates new challenges for printed circuit board designers. This paper showed how to combine EM simulations, lab measurements, and HSPICE simulations to predict interconnect performance for systems that contain PCB traces, vias, connectors, and cables. Results for the test structure including an FPGA development board, a backplane, daughter cards, and associated connectors and coax cables show that accurate modeling can be achieved using this method. Simulation and measurement showed that models provided in this paper are reliable for system interconnects up to 12 inches in length; beyond 12 inches simulation accuracy is limited. Discrepancies between measured and simulated results became progressively worse as the backplane trace length was increased; the simulations under-predicted the backplane trace loss. Further investigation of the transmission line material and model parameters may reveal the cause of these minor discrepancies.
Demystifying Vias in High-Speed PCB Design
Demystifying Vias in High-Speed PCB Design Keysight HSD Seminar Mastering SI & PI Design db(s21) E H What is Via? Vertical Interconnect Access (VIA) An electrical connection between layers to pass a signal
More informationif the conductance is set to zero, the equation can be written as following t 2 (4)
1 ECEN 720 High-Speed Links: Circuits and Systems Lab1 - Transmission Lines Objective To learn about transmission lines and time-domain reflectometer (TDR). Introduction Wires are used to transmit clocks
More informationCharacterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University
DesignCon 2008 Characterization Methodology for High Density Microwave Fixtures Dr. Brock J. LaMeres, Montana State University lameres@ece.montana.edu Brent Holcombe, Probing Technology, Inc brent.holcombe@probingtechnology.com
More informationThe Challenges of Differential Bus Design
The Challenges of Differential Bus Design February 20, 2002 presented by: Arthur Fraser TechKnowledge Page 1 Introduction Background Historically, differential interconnects were often twisted wire pairs
More informationHigh Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)
High Speed Competitive Comparison Report Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set) REVISION DATE: January 6, 2005 TABLE OF CONTENTS Introduction...
More informationApplication Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements
Application Note SCSI Connector and Cable Modeling from TDR Measurements Signal Integrity Modeling SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com
More informationRelationship Between Signal Integrity and EMC
Relationship Between Signal Integrity and EMC Presented by Hasnain Syed Solectron USA, Inc. RTP, North Carolina Email: HasnainSyed@solectron.com 06/05/2007 Hasnain Syed 1 What is Signal Integrity (SI)?
More informationHigh Speed Characterization Report
High Speed Characterization Report MMCX-P-P-H-ST-TH1 mated with MMCX-J-P-H-ST-TH1 MMCX-P-P-H-ST-MT1 mated with MMCX-J-P-H-ST-MT1 MMCX-P-P-H-ST-SM1 mated with MMCX-J-P-H-ST-SM1 MMCX-P-P-H-ST-EM1 mated with
More informationTaking the Mystery out of Signal Integrity
Slide - 1 Jan 2002 Taking the Mystery out of Signal Integrity Dr. Eric Bogatin, CTO, GigaTest Labs Signal Integrity Engineering and Training 134 S. Wolfe Rd Sunnyvale, CA 94086 408-524-2700 www.gigatest.com
More informationSignal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy
Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationHigh Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug
JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationCharacterization and Measurement Based Modeling
High-speed Interconnects Characterization and Measurement Based Modeling Table of Contents Theory of Time Domain Measurements.........3 Electrical Characteristics of Interconnects........3 Ideal Transmission
More informationDesign and experimental realization of the chirped microstrip line
Chapter 4 Design and experimental realization of the chirped microstrip line 4.1. Introduction In chapter 2 it has been shown that by using a microstrip line, uniform insertion losses A 0 (ω) and linear
More informationHigh Speed Characterization Report
QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationTABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29
TABLE OF CONTENTS 1 Fundamentals... 1 1.1 Impedance of Linear, Time-Invariant, Lumped-Element Circuits... 1 1.2 Power Ratios... 2 1.3 Rules of Scaling... 5 1.3.1 Scaling of Physical Size... 6 1.3.1.1 Scaling
More informationUtilizing TDR and VNA Data to Develop 4-port Frequency Dependent Models
DesignCon 2004 Utilizing TDR and VNA Data to Develop 4-port Frequency Dependent Models Jim Mayrand, Consultant 508-826-1912 Mayrand@earthlink.net Mike Resso, Agilent Technologies 707-577-6529 mike_resso@agilent.com
More informationHigh Speed Characterization Report
PCRF-064-XXXX-EC-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH Description: PCI Express Cable Assembly, Low Loss Microwave Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview...
More informationHigh Speed Characterization Report
ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table
More informationKeysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling
Keysight Technologies Signal Integrity Tips and Techniques Using, VNA and Modeling Article Reprint This article first appeared in the March 216 edition of Microwave Journal. Reprinted with kind permission
More informationHigh Speed Characterization Report
ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1
More informationHigh Speed Characterization Report
SSW-1XX-22-X-D-VS Mates with TSM-1XX-1-X-DV-X Description: Surface Mount Terminal Strip,.1 [2.54mm] Pitch, 13.59mm (.535 ) Stack Height Samtec, Inc. 25 All Rights Reserved Table of Contents Connector Overview...
More informationOptimizing Design of a Probe Card using a Field Solver
Optimizing Design of a Probe Card using a Field Solver Rey Rincon, r-rincon@ti.com Texas Instruments 13020 Floyd Rd MS 3616 Dallas, TX. 75243 972-917-4303 Eric Bogatin, bogatin@ansoft.com Bill Beale, beale@ansoft.com
More informationLogic Analyzer Probing Techniques for High-Speed Digital Systems
DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationHigh Speed Characterization Report
ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table
More informationThe data rates of today s highspeed
HIGH PERFORMANCE Measure specific parameters of an IEEE 1394 interface with Time Domain Reflectometry. Michael J. Resso, Hewlett-Packard and Michael Lee, Zayante Evaluating Signal Integrity of IEEE 1394
More informationDesignCon East Feasibility of 40 to 50 Gbps NRZ Interconnect Design for Terabit Backplanes
DesignCon East 2005 Feasibility of 40 to 50 Gbps NRZ Interconnect Design for Terabit Backplanes Roger Weiss, Paricon Technologies Corporation President, RWeiss@paricon-tech.com Scott McMorrow, Teraspeed
More informationMinh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis
Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004 Frequency & Time Domain Measurements/Analysis Outline Three Measurement Methodologies Direct TDR (Time Domain Reflectometry) VNA (Vector
More informationLecture 4. Maximum Transfer of Power. The Purpose of Matching. Lecture 4 RF Amplifier Design. Johan Wernehag Electrical and Information Technology
Johan Wernehag, EIT Lecture 4 RF Amplifier Design Johan Wernehag Electrical and Information Technology Design of Matching Networks Various Purposes of Matching Voltage-, Current- and Power Matching Design
More informationEM Analysis of RFIC Transmission Lines
EM Analysis of RFIC Transmission Lines Purpose of this document: In this document, we will discuss the analysis of single ended and differential on-chip transmission lines, the interpretation of results
More informationHigh Speed Characterization Report
PCRF-064-1000-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH and SMA-J-P-X-ST-TH1 Description: Cable Assembly, Low Loss Microwave Coax, PCI Express Breakout Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationValidation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS
Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Using: Final Inch Test/Eval Kit, Differential Pair - No Grounds Configuration, QTE-DP/QSE-DP, 5mm Stack Height (P/N FIK-QxE-04-01)
More informationDesign and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz
Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz Course Number: 13-WA4 David Dunham, Molex Inc. David.Dunham@molex.com
More informationHigh Speed Characterization Report
HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly
More informationThe Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates
The Performance Leader in Microwave Connectors The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates Thin Substrate: 8 mil Rogers R04003 Substrate Thick Substrate: 30 mil Rogers
More informationData Mining 12-Port S- Parameters
DesignCon 2008 Data Mining 12-Port S- Parameters Dr. Eric Bogatin, Bogatin Enterprises eric@bethesignal.com Mike Resso, Agilent Technologies Mike_Resso@agilent.com Abstract 12-port Differential S-parameters
More informationThe Facts about the Input Impedance of Power and Ground Planes
The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the
More informationH19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24
H19- Reliable Serial Backplane Data Transmission at 10 Gb/s Slide 1 of 24 Evolution of the Interconnect F r e q u e n c y A c t i v e Channel Architecture Connectors Transmission Media Loss Properties
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report EQRF-020-1000-T-L-SMA-P-1 Mated with: QSE-xxx-01-x-D-A and SMA-J-P-x-ST-TH1 Description: Cable Assembly, High Speed Coax, 0.8 mm Pitch Samtec, Inc. 2005 All Rights
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationMatched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations
Matched Terminated Stub VIA Technology Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission for Higher Bandwidth Transmission in Line Cards and Back Planes. in Line Cards and Back Planes.
More informationVLSI is scaling faster than number of interface pins
High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds
More informationHow to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model
How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model HSD Strategic Intent Provide the industry s premier HSD EDA software. Integration of premier
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationEE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS
EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2
More informationCrosstalk Limitations in Phantom Signal Transmission
5 th IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS May 13-16, 2001, Venice (Cavallino), Italy Crosstalk Limitations in Phantom Signal Transmission Xavier Aragonès Electronic Engineering Dept. Univ.
More informationElectronic Package Failure Analysis Using TDR
Application Note Electronic Package Failure Analysis Using TDR Introduction Time Domain Reflectometry (TDR) measurement methodology is increasing in importance as a nondestructive method for fault location
More informationApplication Note 5525
Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for
More informationZ-Dok High-Performance Docking Connector
Z-Dok High-Performance Docking Connector Electrical Performance Report... Connector With Typical Footprint... Connector in a System Report #22GC007, Revision A May 2002 2002 Tyco Electronics, Inc., Harrisburg,
More informationHigh Speed Characterization Report
PCIEC-XXX-XXXX-EC-EM-P Mated with: PCIE-XXX-02-X-D-TH Description: 1.00 mm PCI Express Internal Cable Assembly, 30 AWG Twinax Ribbon Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable
More informationElectromagnetic Analysis of AC Coupling Capacitor Mounting Structures
Simbeor Application Note #2008_02, April 2008 2008 Simberian Inc. Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures Simberian, Inc. www.simberian.com Simbeor : Easy-to-Use, Efficient
More informationHigh Speed Characterization Report
HDLSP-035-2.00 Mated with: HDI6-035-01-RA-TR/HDC-035-01 Description: High Density/High Speed IO Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1 Product Description...1
More informationChallenges and Solutions for Removing Fixture Effects in Multi-port Measurements
DesignCon 2008 Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements Robert Schaefer, Agilent Technologies schaefer-public@agilent.com Abstract As data rates continue to rise
More informationGuide to CMP-28/32 Simbeor Kit
Guide to CMP-28/32 Simbeor Kit CMP-28 Rev. 4, Sept. 2014 Simbeor 2013.03, Aug. 10, 2014 Simbeor : Easy-to-Use, Efficient and Cost-Effective Electromagnetic Software Introduction Design of PCB and packaging
More informationOptimization of Wafer Level Test Hardware using Signal Integrity Simulation
June 7-10, 2009 San Diego, CA Optimization of Wafer Level Test Hardware using Signal Integrity Simulation Jason Mroczkowski Ryan Satrom Agenda Industry Drivers Wafer Scale Test Interface Simulation Simulation
More informationUniversity of Pennsylvania Department of Electrical and Systems Engineering ESE319
University of Pennsylvania Department of Electrical and Systems Engineering ESE39 Laboratory Experiment Parasitic Capacitance and Oscilloscope Loading This lab is designed to familiarize you with some
More informationHigh Speed Characterization Report
TCDL2-10-T-05.00-DP and TCDL2-10-T-10.00-DP Mated with: TMMH-110-04-X-DV and CLT-110-02-X-D Description: 2-mm Pitch Micro Flex Data Link Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1
More informationWhere Did My Signal Go?
Where Did My Signal Go? A Discussion of Signal Loss Between the ATE and UUT Tushar Gohel Mil/Aero STG Teradyne, Inc. North Reading, MA, USA Tushar.gohel@teradyne.com Abstract Automatic Test Equipment (ATE)
More informationT est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS
G iga T est L abs POST OFFICE BOX 1927 CUPERTINO, CA 95015 TEL E P H ONE (408) 524-2700 FAX (408) 524-2777 ARIES ELECTRONICS BGA SOCKET (0.80MM TEST CENTER PROBE CONTACT) Final Report Electrical Characterization
More informationAdvanced Transmission Lines. Transmission Line 1
Advanced Transmission Lines Transmission Line 1 Transmission Line 2 1. Transmission Line Theory :series resistance per unit length in. :series inductance per unit length in. :shunt conductance per unit
More informationHybrid Modeled Measured Characterization of a 320 Gbit/s Backplane System
DesignCon 2015 Hybrid Modeled Measured Characterization of a 320 Gbit/s Backplane System Josiah Bartlett, Tektronix Josiah.Bartlett@Tektronix.com Sarah Boen Vo, Tektronix Sarah.Boen@Tektronix.com Ed Ford,
More informationIEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
More informationZ-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle
ELECTRICAL PERFORMANCE REPORT Z-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle Literature Number 1308505 Issued September, 2000 Copyright, Tyco Electronics Corporation All Rights reserved TABLE
More informationExperiment No. 6 Pre-Lab Transmission Lines and Time Domain Reflectometry
Experiment No. 6 Pre-Lab Transmission Lines and Time Domain Reflectometry The Pre-Labs are informational and although they follow the procedures in the experiment, they are to be completed outside of the
More informationFIBRE CHANNEL CONSORTIUM
FIBRE CHANNEL CONSORTIUM FC-PI-2 Clause 9 Electrical Physical Layer Test Suite Version 0.21 Technical Document Last Updated: August 15, 2006 Fibre Channel Consortium Durham, NH 03824 Phone: +1-603-862-0701
More informationDP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005
Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed
More informationPCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing. Introduction
PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing May 2008, v1.0 Application Note 528 Introduction As data rates increase, designers are increasingly moving away from
More informationEffect of Power Noise on Multi-Gigabit Serial Links
Effect of Power Noise on Multi-Gigabit Serial Links Ken Willis (kwillis@sigrity.com) Kumar Keshavan (ckumar@sigrity.com) Jack Lin (jackwclin@sigrity.com) Tariq Abou-Jeyab (tariqa@sigrity.com) Sigrity Inc.,
More informationLABORATORY 4. Palomar College ENGR210 Spring 2017 ASSIGNED: 3/21/17
LABORATORY 4 ASSIGNED: 3/21/17 OBJECTIVE: The purpose of this lab is to evaluate the transient and steady-state circuit response of first order and second order circuits. MINIMUM EQUIPMENT LIST: You will
More informationApplication of Launch Point Extrapolation Technique to Measure Characteristic Impedance of High Frequency Cables with TDR
DesignCon 2009 Application of Launch Point Extrapolation Technique to Measure Characteristic Impedance of High Frequency Cables with TDR Luis Navarro, Tyco Electronics luisjnavarro@tycoelectronics.com,
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report EQCD-020-39.37-STR-TTL-1 EQCD-020-39.37-STR-TEU-2 Mated with: QTE-020-01-X-D-A and QSE-020-01-X-D-A Description: 0.8mm High-Speed Coax Cable Assembly Samtec, Inc.
More informationMeasuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths
Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Controlled impedance printed circuit boards (PCBs) often include a measurement coupon, which typically
More informationDDR4 memory interface: Solving PCB design challenges
DDR4 memory interface: Solving PCB design challenges Chang Fei Yee - July 23, 2014 Introduction DDR SDRAM technology has reached its 4th generation. The DDR4 SDRAM interface achieves a maximum data rate
More informationPhysical RF Circuit Techniques and Their Implications on Future Power Module and Power Electronic Design
Physical RF Circuit Techniques and Their Implications on Future Power Module and Power Electronic Design Adam Morgan 5-5-2015 NE IMAPS Symposium 2015 Overall Motivation Wide Bandgap (WBG) semiconductor
More informationPCB Crosstalk Simulation Toolkit Mark Sitkowski Design Simulation Systems Ltd Based on a paper by Ladd & Costache
PCB Crosstalk Simulation Toolkit Mark Sitkowski Design Simulation Systems Ltd www.designsim.com.au Based on a paper by Ladd & Costache Introduction Many of the techniques used for the modelling of PCB
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report VPSTP-016-1000-01 Mated with: VRDPC-50-01-M-RA and VRDPC-50-01-M-RA Description: Plug Shielded Twisted Pair Cable Assembly, 0.8mm Pitch Samtec, Inc. 2005 All Rights
More informationQ2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005
Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: February 22, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in
More informationEE290C - Spring 2004 Advanced Topics in Circuit Design
EE290C - Spring 2004 Advanced Topics in Circuit Design Lecture #3 Measurements with VNA and TDR Ben Chia Tu-Th 4 5:30pm 531 Cory Agenda Relationships between time domain and frequency domain TDR Time Domain
More informationCustom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch
Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...
More informationThe Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects
The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium
More informationQPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005
Application Note QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height REVISION DATE: January 12, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed
More informationSignal Integrity Modeling and Simulation for IC/Package Co-Design
Signal Integrity Modeling and Simulation for IC/Package Co-Design Ching-Chao Huang Optimal Corp. October 24, 2004 Why IC and package co-design? The same IC in different packages may not work Package is
More informationZ-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle
ELECTRICAL PERFORMANCE REPORT Z-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle Literature Number 1308506 Issued September, 2000 Copyright, Tyco Electronics Corporation All Rights reserved TABLE
More informationPCB Routing Guidelines for Signal Integrity and Power Integrity
PCB Routing Guidelines for Signal Integrity and Power Integrity Presentation by Chris Heard Orange County chapter meeting November 18, 2015 1 Agenda Insertion Loss 101 PCB Design Guidelines For SI Simulation
More informationIntroduction to Transmission Lines
Introduction to Transmission Lines Overview What is a transmission line? Who benefits from using transmission line analysis? Key circuits for digital systems analysis The components Ideal transmission
More informationIntroduction to Electromagnetic Compatibility
Introduction to Electromagnetic Compatibility Second Edition CLAYTON R. PAUL Department of Electrical and Computer Engineering, School of Engineering, Mercer University, Macon, Georgia and Emeritus Professor
More informationEye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?
EE29C Spring 2 Lecture 2: High-Speed Link Overview and Environment Eye Diagrams V V t b This is a This is a V e Eye Opening - space between and Elad Alon Dept. of EECS t e With voltage noise With timing
More informationEvaluate: MAX2828/MAX2829. MAX2828/MAX2829 Evaluation Kits. General Description. Features. Quick Start. Connections and Setup. Test Equipment Required
MAX2828/MAX2829 Evaluation Kits Evaluate: MAX2828/MAX2829 General Description The MAX2828/MAX2829 evaluation kits (EV kits) simplify the testing of the MAX2828/MAX2829. The EV kits provide 50Ω SMA connectors
More informationA Few (Technical) Things You Need To Know About Using Ethernet Cable for Portable Audio
A Few (Technical) Things You Need To Know About Using Ethernet Cable for Portable Audio Rick Rodriguez June 1, 2013 Digital Audio Data Transmission over Twisted-Pair This paper was written to introduce
More informationExtraction of Frequency Dependent Transmission Line Parameters Using TDIUTDT Measurements
IEEE Instrumentation and Measurement Technology Conference Budapest, Hungary, May 21-23,2001. Extraction of Frequency Dependent Transmission Line Parameters Using TDIUTDT Measurements Madhavan Swaminathan',
More informationRiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction
More informationModeling and Simulation of Powertrains for Electric and Hybrid Vehicles
Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles Dr. Marco KLINGLER PSA Peugeot Citroën Vélizy-Villacoublay, FRANCE marco.klingler@mpsa.com FR-AM-5 Background The automotive context
More informationOptimizing On Die Decap in a System at Early Stage of Design Cycle
Optimizing On Die Decap in a System at Early Stage of Design Cycle Naresh Dhamija Pramod Parameswaran Sarika Jain Makeshwar Kothandaraman Praveen Soora Disclaimer: The scope of approach presented is limited
More informationA VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz
A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz An Experimentalist's Intuitive Approach Lothar O. (Bud) Hoeft, PhD Consultant, Electromagnetic Effects 5012 San Pedro Ct., NE Albuquerque, NM 87109-2515 (505)
More informationDirect Rambus TM Signal Integrity Measurements 1
Direct Rambus TM Signal Integrity Measurements 1 Michael J. Resso Hewlett-Packard 14 Fountaingrove Pkwy. Santa Rosa, CA 9543 Dima Smolyansky TDA Systems 7465 SW Elmwood St. Portland, OR 97223 dima@tdasystems.com
More informationExamining The Concept Of Ground In Electromagnetic (EM) Simulation
Examining The Concept Of Ground In Electromagnetic (EM) Simulation While circuit simulators require a global ground, EM simulators don t concern themselves with ground at all. As a result, it is the designer
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More informationTransmission Lines and TDR
Transmission Lines and TDR Overview This is the procedure for lab 2b. This is a one- week lab. The prelab should be done BEFORE going to the lab session. In this lab, pulse propagation down transmission
More informationSchematic-Level Transmission Line Models for the Pyramid Probe
Schematic-Level Transmission Line Models for the Pyramid Probe Abstract Cascade Microtech s Pyramid Probe enables customers to perform production-grade, on-die, full-speed test of RF circuits for Known-Good
More informationLecture 4 RF Amplifier Design. Johan Wernehag, EIT. Johan Wernehag Electrical and Information Technology
Lecture 4 RF Amplifier Design Johan Wernehag, EIT Johan Wernehag Electrical and Information Technology Lecture 4 Design of Matching Networks Various Purposes of Matching Voltage-, Current- and Power Matching
More information