The data rates of today s highspeed
|
|
- Ilene Bradley
- 6 years ago
- Views:
Transcription
1 HIGH PERFORMANCE Measure specific parameters of an IEEE 1394 interface with Time Domain Reflectometry. Michael J. Resso, Hewlett-Packard and Michael Lee, Zayante Evaluating Signal Integrity of IEEE 1394 Physical Layer with Time Domain Reflectometry, Part 2 The data rates of today s highspeed digital systems are rapidly increasing. New serial data communication standards such as IEEE 1394 (FireWire) are being developed that push the gigabit per second limit and beyond. Cables, interconnects, PCBs, and silicon behave much differently as rise times in the subnanosecond regime become commonplace. Extreme challenges are presented to the digital designer as various physical layer components create signal integrity problems under these extreme conditions. Controlling the impedance environment of the FireWire physical layer is now paramount to assuring that a design meets functional requirements. By using Time Domain Reflectometry (TDR), the maximum amplitude of reflection can be measured directly to certify compliance with the 1394 standard. The basics of TDR were presented in the first part of this article (Insight, Volume 4, Issue 2, 1999, page 22). This part describes methods of using TDR to measure the input impedance, input capacitance, and jitter of an IEEE 1394 interface. TDR 1394 Link Phy IEEEE 1394 Serial Bus TDR Launch Fixture LED Display Glue logic Analyzer logic Figure 1. The basic components of the IEEE 1394 TDR test setup. Focus on the Physical Layer The IEEE 1394 compliance measurements described here focus on the physical layer silicon chip, referred to as the PHY chip, and the transceiver board into which it is mounted. The 1394 transceiver board has two differential signal pairs called TPA and TPB. To comply with the standard, both TPA and TPB must conform to the specification while in transmit mode and receive mode. They must also comply with an input capacitance Logic Analyzer Interface Logic ROM RAM PowerPC JTAG Computer Control ROM Power RS-232 Port specification. This ensures that a particular device does not load down the bus excessively. The IEEE standard is written from the perspective of the cable looking into the transceiver. Two different input impedance measurements are made: one when the transceiver is in transmit mode and another when it is in receive mode. The transceiver is in transmit mode when it is in the process of driving a 1b or 0b. It is in receive mode when it is not driving and is in an idle state. Signal 4
2 pairs TPA and TPB are very different and therefore both need to be tested. The TPA pair on the transceiver drives TPBias and has a small current source called Icd. The TPB pair has only the termination resistors and a 270-pF capacitor in parallel to ground. All of the external termination components on both TPA and TPB exist common mode only, an important design feature that enables the balanced differential circuit topology. This also allows the method of measuring a differential circuit using the single-ended TDR test techniques discussed later. Standard Dictates the Input Impedance The 1394 standard dictates an input impedance specification for both TPA and TPB. It states that for all devices the differential input impedance should be between 109 and 111 Ω when in receive mode and between 105 and 111Ω when in transmit mode. Two methods are proposed by the standard to verify the input impedance compliance of TPA and TPB. Both methods use Differential TDR to accomplish this measurement. With Differential TDR, the TDR step generators inside the oscilloscope launch two fast edges (one into each leg of the twisted pair). The two edges are equal in magnitude and opposite in polarity, thereby creating a differential stimulus as normally seen by the transceiver data-transport pairs. The oscilloscope is set up to receive the differential response to the differential stimulus. It is also possible to configure the stimulus and/or response as common mode instead of differential. This equipment flexibility results in a test matrix that can lead to valuable insights into the Device Under Test (DUT). For the first method of measuring input impedance, the oscilloscope is in a mode in which it measures differential impedance directly by using its impedance extraction algorithm firmware. The vertical units are changed from millivolts to ohms, and the waveform markers are placed at the appropriate position on the DUT. The differential impedance is then read directly from the marker table on the oscilloscope display. Two single-ended lines with a characteristic impedance of 50 Ω should yield a differential impedance of 100 Ω, assuming a perfectly balanced differential system. However, if the data transport lines of the FireWire transceiver are not perfectly balanced, possibly due to impedance discontinuties on one line and not the other, the differential impedance would not be the expected 100 Ω. Two ways imbalance can occur in the FireWire cable media are if the individual legs are not symmetrically twisted or if one line has a larger gauge wire. Three ways imbalance can occur on a printed circuit board are if there is a ground-plane discontinuity under one leg and not the other, if one microstrip leg is thicker than the other, or if the dielectric material in the board is not homogeneous. We chose the second method described in the standard to measure the input impedance of the FireWire transceiver. In this case, the requirement is measured in terms of the maximum amplitude of reflection from the DUT. When the vertical units are changed from millivolts to percent reflection on the oscilloscope, the amplitude of the reflection coefficient (Rho), is measured. If the waveform markers are put at the proper position, the measurement can be read numerically from the oscilloscope display. The 1394 standard states that for a transceiver capable of S400 speeds, the amplitude of reflection must be less than 21.4 percent; for an S200-capable transceiver, it must be less than 37.4 percent; and for an S100-capable transceiver, it must be less than 48.0 percent. 5
3 HIGH PERFORMANCE CONTINUED Naturally, the fastest edge results in the largest reflection, so the waveform with the highest-amplitude reflections is the one with the 35-ps rise time. The 500-ps and 1-ns waveforms yield reflections with correspondingly smaller amplitudes. Figure 2. The measurements of input impedance of PHY #1 TPB Port were obtained using the amplitude of reflection method. Rise Time Measurement The standard dictates the worst-case rise time for a data pulse to be 1 nanosecond. In order to measure the 1394 transceiver s response to this worst-case rise time, a novel variable-rise-time test methodology was implemented. A bandwidth-limiting math function allows the transceiver s response to a faster or slower edge to be simulated in software by the oscilloscope. This method has proven very useful because it indicates how much a specific discontinuity will contribute to overall signal integrity at realworld speeds. For example, if an S100 FireWire board is running at 100 Mb/s, it is much more tolerant of large impedance discontinuities than an S400 board running at 400 Mb/s. Increasing the TDR step will emphasize the areas of inherently lower signal integrity within the board. This is how high-speed connectors are characterized in the time domain. A gigabit FireWire copper interconnect would need to exhibit a low reflection coefficient when a very fast rise-time edge is launched into it. Even if the whole package passes the 1394 standard, its signal integrity can be improved by pinpointing discontinuities using the fastest edge speed. The measurement of input impedance (of PHY #1 TPB Port in this case) is shown in Figure 2. The measurements were obtained using the amplitude of reflection method. There are two simulated waveforms and one real waveform. The two simulated waveforms represent signals into the transceiver with two different rise times. These rise times are 1 ns and 500 ps, representing the standard and 1394b standard, respectively. The third waveform is the actual 35-ps rise time step from the TDR system. Measuring Input Capacitance A second compliance test is transceiver input capacitance. As with the input impedance specification, different-speed transceivers have different performance requirements. The maximum input capacitance for S400 is 4 pf; for S200, it is 7 pf; and for S100, it is 9 pf. For this measurement, we used a TDR step with a 200-mV amplitude and a 1-ns rise time, the fastest allowed by the standard. Using this fastest allowable rise time again provides the worst-case scenario for reflections from impedance discontinuities: The faster the rise time, the larger the amplitude of the reflection. This test shows what structure in the physical layer causes the most problems for signal integrity. The input capacitance specification is written to address the complete FireWire termination network: not only the physical silicon chip, but also the cable, connector, printed circuit board, and termination devices. Normalization is a TDR measurement technique that allows any test fixture to be electrically removed from the measurement by calibration. The test fixture could be a cable assembly, a TDR probe, an SMA launch board, or a simple connector. There is normally some bandwidth lost as a 35-ps edge 6
4 passes through a test fixture, so it is useful to remove the test fixture from the measurement. For this TDR measurement the test fixture was a differential launch adapter board with two SMA 3.5-mm female connectors on one side and a FireWire male connector on the other side. A 5-inch custom FireWire female-to-female cable was then connected to the FireWire transceiver. Special FireWire male terminations were constructed by mating an SMA 3.5-mm female launch to a FireWire male connector. This allowed the 50-Ω termination and short to be easily connected and removed to complete the required reference plane calibration. With this configuration, the reference plane was set right at the input to the transceiver, enabling repeatable, accurate TDR measurements. Why should the reference plane be so close to the transceiver input? The nature of TDR measurements dictates that a given step voltage is launched into the DUT. When the reflection returns, it is displayed as a percentage of the original voltage amplitude. However, after the first discontinuity reflects some portion of the incident wave, there is now less then 100 percent of the incident wave travelling to the second impedance discontinuity. This means that the second, third, and fourth discontinuity measurements are less accurate than the first. In fact, if the initial impedance discontinuity is too large, the resulting TDR waveforms can only be used qualitatively, to determine if the discontinuity is inductive or capacitive. So setting the reference plane right in front of the input to the transceiver produces the most accurate results. he 54750A Digitizing Oscilloscope with the 54754A Differential Time Domain Reflectometer plug-in module can easily measure the length of FireWire, or any other cable or trace. When the dielectric constant of the cable or circuit trace is set, the instrument can directly display the length to the end of the cable or to interesting TDR reflections. Each leg of the differential pair of a FireWire cable can be measured separately using singleended TDR to ensure that they are of equal length. To measure cable length, first calibrate the Time Domain Reflectometer and set the reference plane at the beginning of the cable. Special markers can then be placed on the TDR waveform at the reference plane. Next, scroll one of the two markers to the unterminated cable end, and input the known dielectric con- T Scope Can Display Cable Length Directly stant for the cable. You can read the cable length directly on the scope display. The scope can also be used to measure the dielectric constant of a cable with a known length. Once the dielectric constant of a cable is known, then it can be used to measure the length of any of the same type of cable. To measure the dielectric constant, select the dielectric softkey and vary the dielectric-constant numeric value. When the delta marker function displays the length corresponding to the known cable length, the number being displayed in the dielectric-constant softkey menu is the correct dielectric constant. For more information, check 1 on the reply card, or visit 7
5 HIGH PERFORMANCE CONTINUED Figure 3. The digitizing oscilloscope performs automatic measurements and displays the jitter in the left-hand corner of the screen. This is the jitter of a failing S400 PHY. Evaluating Jitter The same TDR system used to measure input impedance and input capacitance can also be used to measure jitter, another performance parameter of highspeed digital circuits. Jitter is the deviation of the significant occurrences of a signal from their ideal positions in time. It is usually measured as a peak-to-peak or RMS value in units of nanoseconds or unit intervals. With the TDR step generators disabled, the oscilloscope is used as standard electrical input channels and measures jitter on an eye diagram. The 1394 standard states that the jitter transmitted between the two signal pairs, TPA and TPB, shall be no greater than 1.6-ns peak to peak for S100, 0.5-ns peak to peak for S200, and 0.3-ns peak to peak for S400. The jitter is measured from the rising and/or falling edge of TPA to the next (or as close as possible) rising and/or falling edge of TPB. The reason for looking at the next edge is that different clocks drive each of the 1394 devices. Each time data is transmitted from one node to the next, the data is synchronized to the local clocks. The longest data packet cannot exceed 83.3 µs, so there is no reason to measure jitter for longer than that. For 1394 this is called short-term jitter. There are many reasons that jitter appears in the 1394 cable. The most common reason is that the Phase Locked Loop (PLL) design in the PHY chip is not designed to meet the 1394 transmit jitter requirements. The 1394 device runs off of a 49-MHz system clock that is based on a crystal input of MHz. A PLL is commonly used to achieve this synchronization. If the PLL of one transceiver is bad, it could allow transmission of corrupt data and degrade the performance of the entire 1394 bus. The 1394 system clock is embedded in the data-transport signal lines, TPA and TPB. By using exclusive-or logic on these two differential signal pairs, a reliable clock can be extracted. Either TPA or TPB will change in one bit cell, but not both. This clock recovery scheme, called data-strobe encoding, gives better jitter budget than conventional clock/data recovery methods. To measure 1394 transmit short-term jitter, the transceiver must be transmitting a changing data packet. This is accomplished by having the transceiver send a Write Quadlet Request broadcast packet addressed to a node that does not exist on the 1394 bus. (A quadlet of data is four bytes.) For example, in a two-node 1394 system, node 1 is the Root Node and node 0 is the Child Node. A command for a Write Quadlet Request transmitted to node 63 will never be acknowledged as received by either of the two nodes on the 1394 bus because it was not addressed to them. The absence of Acknowledge packet transmission is important when trying to measure transmit jitter. This protocol sets up the communication 8 Volume 4 Issue
6 link between two nodes in such a way that a pseudo random binary sequence (PRBS) is transmitted. The result is a fully developed eye diagram. It is important to issue the packet from the Root Node, allowing it to transmit data with no request for the bus, thus making the data easier to trigger with less arbitration. Along with this repeating Write Quadlet Request broadcast packet there are five quadlets of data. Within this data packet is a field called a transaction label field that increments 00h through 3Fh and back. It is used to generate an eye diagram on the digitizing oscilloscope that can then be analyzed. It is important to have an incrementing field because all possible logic-level transition combinations are needed to build a good eye diagram. The eye diagram is measured to get the peak-to-peak jitter measurement. Other critical measurements of the transmitted data can be made such as differential amplitude, bit cell time, overshoot, and rise and fall time for signal pairs TPA and TPB. Once an eye diagram is obtained (Figure 3 and Figure 4), the measurement is a straightforward process. The digitizing oscilloscope performs automatic measurements Figure 4. This is the jitter of a passing S400 PHY. and displays the jitter in the lefthand corner of the screen. Care must be taken to make sure that the oscilloscope is triggering on the right transition and the appropriate voltage level. Proper triggering is crucial because there is a 200-ns data prefix (which is not clocked data), and an improper trigger would erroneously include the 200 ns in the jitter measurement. Because the first logic transition of the first bit of data prefix is always of opposite polarity from the logic transition of the first bit of real data, the data prefix can be identified and excluded. When triggering on TPA and looking at TPB for jitter, triggering must be done on a rising edge. Conversely, when triggering on TPB and looking at TPA for jitter, triggering must be done on a falling edge. The best jitter measurement is obtained when triggering on one edge of clocked data and looking at the next edge of clocked data. A delay line was used to compensate for the 22-ns delay associated with the TDR oscilloscope used in the testing. Signal integrity engineering is becoming a very important aspect of high-speed digital design. Impedance mismatch and the corresponding signal reflections within the physical layer can be identified using Time Domain Reflectometry. Only after these signal reflections are located can the signal integrity be evaluated, thus improving the reliability of high-speed data transmission. For more information, check 1 on the reply card, or visit 9
Direct Rambus TM Signal Integrity Measurements 1
Direct Rambus TM Signal Integrity Measurements 1 Michael J. Resso Hewlett-Packard 14 Fountaingrove Pkwy. Santa Rosa, CA 9543 Dima Smolyansky TDA Systems 7465 SW Elmwood St. Portland, OR 97223 dima@tdasystems.com
More informationKeysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling
Keysight Technologies Signal Integrity Tips and Techniques Using, VNA and Modeling Article Reprint This article first appeared in the March 216 edition of Microwave Journal. Reprinted with kind permission
More informationMeasuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths
Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Controlled impedance printed circuit boards (PCBs) often include a measurement coupon, which typically
More informationAUTOMOTIVE ETHERNET CONSORTIUM
AUTOMOTIVE ETHERNET CONSORTIUM Clause 96 100BASE-T1 Physical Medium Attachment Test Suite Version 1.0 Technical Document Last Updated: March 9, 2016 Automotive Ethernet Consortium 21 Madbury Rd, Suite
More informationSignal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy
Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication
More informationLogic Analyzer Probing Techniques for High-Speed Digital Systems
DesignCon 2003 High-Performance System Design Conference Logic Analyzer Probing Techniques for High-Speed Digital Systems Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationCharacterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University
DesignCon 2008 Characterization Methodology for High Density Microwave Fixtures Dr. Brock J. LaMeres, Montana State University lameres@ece.montana.edu Brent Holcombe, Probing Technology, Inc brent.holcombe@probingtechnology.com
More informationHigh Speed Characterization Report
PCRF-064-1000-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH and SMA-J-P-X-ST-TH1 Description: Cable Assembly, Low Loss Microwave Coax, PCI Express Breakout Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationBill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.
098-219r2 Prepared by: Ed Armstrong Zane Daggett Bill Ham Martin Ogbuokiri Date: 07-24-98 Revised: 09-29-98 Revised again: 10-14-98 Revised again: 12-2-98 Revised again: 01-18-99 1. REQUIREMENTS FOR SPI-3
More informationPHY Layout APPLICATION REPORT: SLLA020. Ron Raybarman Burke S. Henehan 1394 Applications Group
PHY Layout APPLICATION REPORT: SLLA020 Ron Raybarman Burke S. Henehan 1394 Applications Group Mixed Signal and Logic Products Bus Solutions November 1997 IMPORTANT NOTICE Texas Instruments (TI) reserves
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report EQRF-020-1000-T-L-SMA-P-1 Mated with: QSE-xxx-01-x-D-A and SMA-J-P-x-ST-TH1 Description: Cable Assembly, High Speed Coax, 0.8 mm Pitch Samtec, Inc. 2005 All Rights
More information10GECTHE 10 GIGABIT ETHERNET CONSORTIUM
10GECTHE 10 GIGABIT ETHERNET CONSORTIUM 10GBASE-T Clause 55 PMA Electrical Test Suite Version 1.0 Technical Document Last Updated: September 6, 2006, 3:00 PM 10 Gigabit Ethernet Consortium 121 Technology
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report VPSTP-016-1000-01 Mated with: VRDPC-50-01-M-RA and VRDPC-50-01-M-RA Description: Plug Shielded Twisted Pair Cable Assembly, 0.8mm Pitch Samtec, Inc. 2005 All Rights
More informationDesign and experimental realization of the chirped microstrip line
Chapter 4 Design and experimental realization of the chirped microstrip line 4.1. Introduction In chapter 2 it has been shown that by using a microstrip line, uniform insertion losses A 0 (ω) and linear
More informationHigh Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)
High Speed Competitive Comparison Report Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set) REVISION DATE: January 6, 2005 TABLE OF CONTENTS Introduction...
More informationKeysight Technologies High Precision Time Domain Reflectometry (TDR) Application Note
Keysight Technologies High Precision Time Domain Reflectometry (TDR) Application Note Introduction High performance communications systems require a quality transmission path for electrical signals. For
More informationGIGABIT ETHERNET CONSORTIUM
GIGABIT ETHERNET CONSORTIUM Clause 126 2.5G/5GBASE-T PMA Test Suite Version 1.2 Technical Document Last Updated: March 15, 2017 2.5, 5 and 10 Gigabit Ethernet Testing Service 21 Madbury Road, Suite 100
More information40 AND 100 GIGABIT ETHERNET CONSORTIUM
40 AND 100 GIGABIT ETHERNET CONSORTIUM Clause 93 100GBASE-KR4 PMD Test Suite Version 1.0 Technical Document Last Updated: October 2, 2014 40 and 100 Gigabit Ethernet Consortium 121 Technology Drive, Suite
More information2.5G/5G/10G ETHERNET Testing Service
2.5G/5G/10G ETHERNET Testing Service Clause 126 2.5G/5GBASE-T PMA Test Plan Version 1.3 Technical Document Last Updated: February 4, 2019 2.5, 5 and 10 Gigabit Ethernet Testing Service 21 Madbury Road,
More informationAdvanced Signal Integrity Measurements of High- Speed Differential Channels
Advanced Signal Integrity Measurements of High- Speed Differential Channels September 2004 presented by: Mike Resso Greg LeCheminant Copyright 2004 Agilent Technologies, Inc. What We Will Discuss Today
More informationElectronic Package Failure Analysis Using TDR
Application Note Electronic Package Failure Analysis Using TDR Introduction Time Domain Reflectometry (TDR) measurement methodology is increasing in importance as a nondestructive method for fault location
More informationHigh Speed Characterization Report
High Speed Characterization Report MMCX-P-P-H-ST-TH1 mated with MMCX-J-P-H-ST-TH1 MMCX-P-P-H-ST-MT1 mated with MMCX-J-P-H-ST-MT1 MMCX-P-P-H-ST-SM1 mated with MMCX-J-P-H-ST-SM1 MMCX-P-P-H-ST-EM1 mated with
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report EQCD-020-39.37-STR-TTL-1 EQCD-020-39.37-STR-TEU-2 Mated with: QTE-020-01-X-D-A and QSE-020-01-X-D-A Description: 0.8mm High-Speed Coax Cable Assembly Samtec, Inc.
More informationHigh Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug
JEDEX 2003 Memory Futures (Track 2) High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug Brock J. LaMeres Agilent Technologies Abstract Digital systems are turning out
More informationWhere Did My Signal Go?
Where Did My Signal Go? A Discussion of Signal Loss Between the ATE and UUT Tushar Gohel Mil/Aero STG Teradyne, Inc. North Reading, MA, USA Tushar.gohel@teradyne.com Abstract Automatic Test Equipment (ATE)
More informationHigh Speed Characterization Report
TCDL2-10-T-05.00-DP and TCDL2-10-T-10.00-DP Mated with: TMMH-110-04-X-DV and CLT-110-02-X-D Description: 2-mm Pitch Micro Flex Data Link Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1
More informationPHYTER 100 Base-TX Reference Clock Jitter Tolerance
PHYTER 100 Base-TX Reference Clock Jitter Tolerance 1.0 Introduction The use of a reference clock that is less stable than those directly driven from an oscillator may be required for some applications.
More informationApplication Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements
Application Note SCSI Connector and Cable Modeling from TDR Measurements Signal Integrity Modeling SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com
More informationW5500 Compliance Test Report
W5500 Compliance Test Report Version 1.0.0 http://www.wiznet.co.kr Copyright 2015 WIZnet Co., Ltd. All rights reserved. Table of Contents 1 802.3 10Base-T compliance tests... 5 1.1 Overview... 5 1.2 Testing
More informationImproving TDR/TDT Measurements Using Normalization Application Note
Improving TDR/TDT Measurements Using Normalization Application Note 1304-5 2 TDR/TDT and Normalization Normalization, an error-correction process, helps ensure that time domain reflectometer (TDR) and
More informationOMNETICS CONNECTOR CORPORATION PART I - INTRODUCTION
OMNETICS CONNECTOR CORPORATION HIGH-SPEED CONNECTOR DESIGN PART I - INTRODUCTION High-speed digital connectors have the same requirements as any other rugged connector: For example, they must meet specifications
More informationTektronix Inc. DisplayPort Standard. Revision Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software)
DisplayPort Standard Revision 1.0 05-20-2008 DisplayPort Standard Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software) 1 Table of Contents: Modification Records... 4
More informationTDR Primer. Introduction. Single-ended TDR measurements. Application Note
Application Note TDR Primer Introduction Time Domain Reflectometry (TDR) has traditionally been used for locating faults in cables. Currently, high-performance TDR instruments, coupled with add-on analysis
More informationIEEE 100BASE-T1 Physical Media Attachment Test Suite
IEEE 100BASE-T1 Physical Media Attachment Test Suite Version 1.0 Author & Company Curtis Donahue, UNH-IOL Title IEEE 100BASE-T1 Physical Media Attachment Test Suite Version 1.0 Date June 6, 2017 Status
More informationValidation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS
Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Using: Final Inch Test/Eval Kit, Differential Pair - No Grounds Configuration, QTE-DP/QSE-DP, 5mm Stack Height (P/N FIK-QxE-04-01)
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationMICTOR. High-Speed Stacking Connector
MICTOR High-Speed Stacking Connector Electrical Performance Report for the 0.260" (6.6-mm) Stack Height Connector.......... Connector With Typical Footprint................... Connector in a System Report
More informationETHERNET TESTING SERVICES
ETHERNET TESTING SERVICES 10BASE-T Embedded MAU Test Suite Version 5.4 Technical Document Last Updated: June 21, 2012 Ethernet Testing Services 121 Technology Dr., Suite 2 Durham, NH 03824 University of
More informationETHERNET TESTING SERVICES
ETHERNET TESTING SERVICES 10BASE-Te Embedded MAU Test Suite Version 1.1 Technical Document Last Updated: June 21, 2012 Ethernet Testing Services 121 Technology Dr., Suite 2 Durham, NH 03824 University
More informationUniversity of New Hampshire InterOperability Laboratory Fast Ethernet Consortium
University of New Hampshire InterOperability Laboratory Fast Ethernet Consortium As of February 25, 2004 the Fast Ethernet Consortium Clause 25 Physical Medium Dependent Conformance Test Suite version
More informationAgilent Time Domain Analysis Using a Network Analyzer
Agilent Time Domain Analysis Using a Network Analyzer Application Note 1287-12 0.0 0.045 0.6 0.035 Cable S(1,1) 0.4 0.2 Cable S(1,1) 0.025 0.015 0.005 0.0 1.0 1.5 2.0 2.5 3.0 3.5 4.0 Frequency (GHz) 0.005
More informationHigh Data Rate Characterization Report
High Data Rate Characterization Report ERDP-013-39.37-TTR-STL-1-D Mated with: ERF8-013-05.0-S-DV-DL-L and ERM8-013-05.0-S-DV-DS-L Description: Edge Rate Twin-Ax Cable Assembly, 0.8mm Pitch Samtec, Inc.
More informationCharacterization and Measurement Based Modeling
High-speed Interconnects Characterization and Measurement Based Modeling Table of Contents Theory of Time Domain Measurements.........3 Electrical Characteristics of Interconnects........3 Ideal Transmission
More informationA Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs
A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs Presenter: Brian Shumaker DVT Solutions, LLC, 650-793-7083 b.shumaker@comcast.net
More informationTDR Impedance Measurements: A Foundation for Signal Integrity
TDR Impedance Measurements: A Foundation for Signal Integrity Introduction Signal integrity is a growing priority as digital system designers pursue ever-higher clock and data rates in computer, communications,
More information2520 Pulsed Laser Diode Test System
Complete pulse test of laser diode bars and chips with dual photocurrent measurement channels 0 Pulsed Laser Diode Test System Simplifies laser diode L-I-V testing prior to packaging or active temperature
More informationUtilizing TDR and VNA Data to Develop 4-port Frequency Dependent Models
DesignCon 2004 Utilizing TDR and VNA Data to Develop 4-port Frequency Dependent Models Jim Mayrand, Consultant 508-826-1912 Mayrand@earthlink.net Mike Resso, Agilent Technologies 707-577-6529 mike_resso@agilent.com
More informationSPECIFICATION AND PERFORMANCE CHARACTERISTICS SERIAL ATA CABLE ASSEMBLIES
SPECIFICATION AND PERFORMANCE CHARACTERISTICS OF SERIAL ATA CABLE ASSEMBLIES CIRCUIT ASSEMBLY CORP. 18 THOMAS STREET, IRVINE, CA 92618-2777 Page No. 1 CONTENTS: 1.0 SCOPE.. 3 2.0 APPLICABLE DOCUMENTS 3
More informationHigh Speed Characterization Report
PCRF-064-XXXX-EC-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH Description: PCI Express Cable Assembly, Low Loss Microwave Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview...
More informationHigh Speed Characterization Report
ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More informationUniversity of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium
University of New Hampshire InterOperability Laboratory Gigabit Ethernet Consortium As of June 18 th, 2003 the Gigabit Ethernet Consortium Clause 40 Physical Medium Attachment Conformance Test Suite Version
More informationReflectometer Series:
Reflectometer Series: R54, R60 & R140 Vector Network Analyzers Clarke & Severn Electronics Ph +612 9482 1944 Email sales@clarke.com.au BUY NOW - www.cseonline.com.au KEY FEATURES Patent: US 9,291,657 No
More informationPicoSource PG900 Series
USB differential pulse generators Three PicoSource models Integrated 60 ps pulse outputs: PG911 Tunnel diode 40 ps pulse heads: PG912 Both output types: PG914 Integrated pulse outputs Differential with
More informationHigh Speed Characterization Report
QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationUFS v2.0 PHY and Protocol Testing for Compliance. Copyright 2013 Chris Loberg, Tektronix
UFS v2.0 PHY and Protocol Testing for Compliance Copyright 2013 Chris Loberg, Tektronix Agenda Introduction to MIPI Architecture & Linkage to UFS Compliance Testing Ecosystem UFS Testing Challenges Preparing
More informationDate: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications
SAS 1.1 PHY jitter MJSQ modifications T10/04-332r0 Date: October 4, 2004 To: T10 Technical Committee From: Bill Ham (bill.ham@hp,com) Subject: SAS 1.1 PHY jitter MJSQ modifications The following proposed
More informationChallenges and Solutions for Removing Fixture Effects in Multi-port Measurements
DesignCon 2008 Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements Robert Schaefer, Agilent Technologies schaefer-public@agilent.com Abstract As data rates continue to rise
More informationif the conductance is set to zero, the equation can be written as following t 2 (4)
1 ECEN 720 High-Speed Links: Circuits and Systems Lab1 - Transmission Lines Objective To learn about transmission lines and time-domain reflectometer (TDR). Introduction Wires are used to transmit clocks
More informationPart VI: Requirements for Integrated Services Digital Network Terminal Equipment
Issue 9, Amendment 1 September 2012 Spectrum Management and Telecommunications Compliance Specification for Terminal Equipment, Terminal Systems, Network Protection Devices, Connection Arrangements and
More informationHigh Speed Characterization Report
SSW-1XX-22-X-D-VS Mates with TSM-1XX-1-X-DV-X Description: Surface Mount Terminal Strip,.1 [2.54mm] Pitch, 13.59mm (.535 ) Stack Height Samtec, Inc. 25 All Rights Reserved Table of Contents Connector Overview...
More informationMIL-STD-883E METHOD 3024 SIMULTANEOUS SWITCHING NOISE MEASUREMENTS FOR DIGITAL MICROELECTRONIC DEVICES
SIMULTANEOUS SWITCHING NOISE MEASUREMENTS FOR DIGITAL MICROELECTRONIC DEVICES 1. Purpose. This method establishes the procedure for measuring the ground bounce (and V CC bounce) noise in digital microelectronic
More informationExperiment 1: Instrument Familiarization (8/28/06)
Electrical Measurement Issues Experiment 1: Instrument Familiarization (8/28/06) Electrical measurements are only as meaningful as the quality of the measurement techniques and the instrumentation applied
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationHigh Speed Characterization Report
ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1
More informationExperiment 1: Instrument Familiarization
Electrical Measurement Issues Experiment 1: Instrument Familiarization Electrical measurements are only as meaningful as the quality of the measurement techniques and the instrumentation applied to the
More informationAgilent Correlation between TDR oscilloscope and VNA generated time domain waveform
Agilent Correlation between TDR oscilloscope and VNA generated time domain waveform Application Note Introduction Time domain analysis (TDA) is a common method for evaluating transmission lines and has
More informationModel 310H Fast 800V Pulse Generator
KEY FEATURES Temperature Stability +/-5ppm 100 V to 800 V into 50 Ω
More informationHigh Speed Characterization Report
HDLSP-035-2.00 Mated with: HDI6-035-01-RA-TR/HDC-035-01 Description: High Density/High Speed IO Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Introduction...1 Product Description...1
More informationValidation & Analysis of Complex Serial Bus Link Models
Validation & Analysis of Complex Serial Bus Link Models Version 1.0 John Pickerd, Tektronix, Inc John.J.Pickerd@Tek.com 503-627-5122 Kan Tan, Tektronix, Inc Kan.Tan@Tektronix.com 503-627-2049 Abstract
More informationTime Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals
Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals James R. Andrews, Ph.D., IEEE Fellow PSPL Founder & former President (retired) INTRODUCTION Many different kinds
More informationEE290C - Spring 2004 Advanced Topics in Circuit Design
EE290C - Spring 2004 Advanced Topics in Circuit Design Lecture #3 Measurements with VNA and TDR Ben Chia Tu-Th 4 5:30pm 531 Cory Agenda Relationships between time domain and frequency domain TDR Time Domain
More informationHigh Speed Characterization Report
PCIEC-XXX-XXXX-EC-EM-P Mated with: PCIE-XXX-02-X-D-TH Description: 1.00 mm PCI Express Internal Cable Assembly, 30 AWG Twinax Ribbon Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable
More informationHigh Speed Characterization Report
HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly
More informationPXIe Contents. Required Software CALIBRATION PROCEDURE
CALIBRATION PROCEDURE PXIe-5160 This document contains the verification and adjustment procedures for the PXIe-5160. Refer to ni.com/calibration for more information about calibration solutions. Contents
More informationDesign Considerations for High-Speed RS-485 Data Links
Design Considerations for High-Speed RS-485 Data Links Introduction The trend in high-speed data networks continues to push for higher data rates over longer transmission distances, and under ever-harsher
More informationSignal Integrity Testing with a Vector Network Analyzer. Neil Jarvis Applications Engineer
Signal Integrity Testing with a Vector Network Analyzer Neil Jarvis Applications Engineer 1 Agenda RF Connectors A significant factor in repeatability and accuracy Selecting the best of several types for
More informationPRELIMINARY PRELIMINARY
Impedance Discontinuities of Right Angle Bends 90 degree, chamfered, and radial Augusto Panella Molex Incorporated Scott McMorrow SiQual, Inc. Introduction The results presented below are a portion of
More informationSAMPULSE50GHz and SAMPULSE70GHzANT PULSER/SAMPLER DEMO BOARD
SAMPULSE50GHz and SAMPULSE70GHzANT PULSER/SAMPLER DEMO BOARD REV B. PRELIMINARY USER MANUAL 2/25/15 Figure 1. Connections to SAMPULSE50GHz (left) or SAMPULSE70GHzANT (right). INTRODUCTION: The SAMPULSE50GHz
More informationProbing Techniques for Signal Performance Measurements in High Data Rate Testing
Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal
More informationBACKPLANE ETHERNET CONSORTIUM
BACKPLANE ETHERNET CONSORTIUM Clause 72 10GBASE-KR PMD Test Suite Version 1.1 Technical Document Last Updated: June 10, 2011 9:28 AM Backplane Ethernet Consortium 121 Technology Drive, Suite 2 Durham,
More informationDocumentation. PerfectPulse Fast Edge Signal Generator
PerfectPulse Fast Edge Signal Generator Documentation Version 1.1, 2018 Copyright 2018 Picotest and PMK Mess- und Kommunikationstechnik GmbH All Rights Reserved Trademarks The Picotest logo is a trademark
More informationHigh Speed Characterization Report
High Speed Characterization Report HDR-108449-01-HHSC HDR-108449-02-HHSC HDR-108449-03-HHSC HDR-108449-04-HHSC FILE: HDR108449-01-04-HHSC.pdf DATE: 03-29-04 Table of Contents Introduction. 1 Product Description.
More informationKeysight Technologies Using the Time-Domain Reflectometer. Application Note S-Parameter Series
Keysight Technologies Using the Time-Domain Reflectometer Application Note S-Parameter Series 02 Keysight S-parameter Series: Using the Time-Domain Reflectometer - Application Note Analysis of High-Speed
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More informationDesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation
DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0
More informationLVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS
LVDS Owner s Manual A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products Moving Info with LVDS Revision 2.0 January 2000 LVDS Evaluation Boards Chapter 6 6.0.0 LVDS
More informationFIBRE CHANNEL CONSORTIUM
FIBRE CHANNEL CONSORTIUM FC-PI-2 Clause 9 Electrical Physical Layer Test Suite Version 0.21 Technical Document Last Updated: August 15, 2006 Fibre Channel Consortium Durham, NH 03824 Phone: +1-603-862-0701
More informationSV2C 28 Gbps, 8 Lane SerDes Tester
SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in
More informationHigh Speed Digital Design & Verification Seminar. Measurement fundamentals
High Speed Digital Design & Verification Seminar Measurement fundamentals Agenda Sources of Jitter, how to measure and why Importance of Noise Select the right probes! Capture the eye diagram Why measure
More informationPHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT
PHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT Ron Raybarman s-raybarman1@ti ti.com Texas Instruments Topics of discussion: 1. Specific for 1394 - (Not generic PCB layout) Etch lengths Termination Network Skew
More informationSignal/Power Integrity Analysis of High-Speed Memory Module with Meshed Reference Plane 1
, pp.119-128 http//dx.doi.org/10.14257/ijca.2018.11.7.10 Signal/Power Integrity Analysis of High-Speed Memory Module with Meshed Reference Plane 1 Moonjung Kim Institute of IT Convergence Technology, Dept.
More informationMeasuring Hot TDR and Eye Diagrams with an Vector Network Analyzer?
Measuring Hot TDR and Eye Diagrams with an Vector Network Analyzer? Gustaaf Sutorius Application Engineer Agilent Technologies gustaaf_sutorius@agilent.com Page 1 #TDR fit in Typical Digital Development
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationCost-Effective Traceability for Oscilloscope Calibration. Author: Peter B. Crisp Head of Metrology Fluke Precision Instruments, Norwich, UK
Cost-Effective Traceability for Oscilloscope Calibration Author: Peter B. Crisp Head of Metrology Fluke Precision Instruments, Norwich, UK Abstract The widespread adoption of ISO 9000 has brought an increased
More informationHigh Speed Characterization Report
ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table
More information1000BASE-T1 EMC Test Specification for Common Mode Chokes
IEEE 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Author & Company Dr. Bernd Körber, FTZ Zwickau Title 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Date
More informationRecommendations for PHY Layout
Recommendations for PHY Layout Ron Raybarman 1394 Applications Group Abstract This document makes recommendations for the layout of the PHY and Link layer devices in an IEEE 1394 environment. The optimal
More information10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs
10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 1/15/2018 1 Content Time Domain Specification Time Domain
More information