Introduction to Transmission Lines
|
|
- Estella Reeves
- 5 years ago
- Views:
Transcription
1 Introduction to Transmission Lines Overview What is a transmission line? Who benefits from using transmission line analysis? Key circuits for digital systems analysis The components Ideal transmission lines Lossy elements Types of lossy elements Syntax Physical levels Electrical levels Geophysical microstrips RCLG microstrip equivalent circuit 1
2 What is a transmission line? Transmission Lines A transmission line is a device intended to deliver an output signal at a distance from the point of signal input. Any conductive pathway can show transmission line effects at high enough frequencies and/or long enough lengths. Examples include: Microstrips Coaxial cables Ribbon cables IC package interconnect PC board traces 2
3 Transmission Lines Who benefits from using transmission line analysis? System designers IC designers High-speed digital High-frequency analog Interconnect PC board designers Anyone concerned about cross-talk and signal integrity 3
4 Transmission Lines Some key circuits for digital systems analysis Pin package models ( for low pin count products ) pin DIP, PLCC, TSOP RAM, ROM, EPROM, TTL, Glue-logic Driver and receiver models PGA package models ( for high pin count applications ) pin gate arrays, up s PCB trace models (single and coupled lines) Variable length model for standard trace widths Top layer (microstrip) Mid-layer (stripline) Cable models - coax, twisted pair, ribbon, power Miscellaneous models - chip decoupling capacitors, tantalum capacitor, resistors 4
5 Transmission Lines Some of the unwelcome effects caused by transmission line effects are: Pulse rounding / distortion Propagation delays Crosstalk Ringing Ground bounce Attenuation 5
6 Supported Elements Hspice supports 3 transmission line elements: T: lossless, single signal only U: lossy, allows up to 5 signal lines W:lossy, more robust & accurate than U, allow more than 5 signal lines. Recommend user to use W element T and U elements are supported solely for backward compatibility 6
7 Ideal Transmission Lines: T-Element The ideal LOSSLESS transmission line Txxx in inref out outref ZO=val TD=val L=val <IC=V1, I1, V2, I2> or Txxx in inref out outref ZO=val (Ohms) F=val <NL=val> <IC=V1, I1, V2, I2> Efficient at simulating long delay times Defined by impedance and delay Input difference delayed (differential mode only) Cannot be coupled Common mode is NOT modeled Td(min)=Td*L*SCALE (Caution -can cause extremely long analysis times) Vin t = V(out-refout) t-td + (iout x Zo) t-td in inref out Vout t = V(in-refin) t-td + (iin x Zo) t-td outref
8 Lossy Transmission Lines: U-Element Lossy transmission line syntax Uxxx in inref out outref model_name L=val Physical model levels (PLEV) Coax, twinlead, microstrip, stripline Electrical sub-levels of physical model Geometric, external field-solver entry, electrical Useful for short time delays Ground references are treated like the signal line Can be coupled ( 5 lines max.) Automatic lumping, including resistive loss, mutual coupling N lumps 8
9 Syntax for U model Lossy Transmission Lines: U-Element.model Umodel_name U level=3 plev=x elev=x keyname=val Transmission lines are ALL level 3, and there are combinations of physical levels and electrical levels. The number of conductors in the element is determined by the model (NL=val). Have a reference point if analysis is critical (field solver) There are three electrical levels: elev=1 elev=2 elev=3 Geophysical (geometry based calculation of RCLK) RCLK values entered from field solver Electro-physical parameters (impedance / delay / attenuation) Calculation of RCLG elements 9
10 Lossy Transmission Lines: U-Element Physical levels of U model For each electrical level, there are physical levels corresponding to different kinds of transmission line construction. plev=1 plev=2 plev=3 Microstrip of 2 to 5 conductors plus a ground plane Coaxial cable Twinlead cable - 2 symmetric conductors (can be shielded) 10
11 Lossy Transmission Lines: U-Element Electrical levels of U elements elev=1: Transmission line described in terms of physical constants and geometric construction elev=2: T-line described via previously computed RCLK values Ilev=0 Ground or shield conductor is purely resistive Ilev=2 Ground plane and common mode L and C are included elev=3: T-line described in terms of electrical parameters (attenuation, capacitance, impedance) 11
12 The geo-physical microstrip elev=1, plev=1 Transmission Lines dlev=0 dlev=1 dlev=2 dlev=3 microstrip in a sea of dielectric microstrip in dual dielectric stripline dual reference plane overlay dielectric - planar conductor with a single reference plane and an overlay of dielectric material covering the conductor 12
13 ELEV=1 (Geometric/Physical) PLEV=1 PLEV=2 PLEV=3, DLEV=0,1,2 PLEV=3, DLEV=3 ELEV=2 (Pre-computed) Transmission Lines PLEV=1 PLEV=2, 3 (Not available in Star-Hspice) ELEV=3 (Measured data) PLEV=1,2 PLEV=3 13
14 Star-Hspice s W Element Based on a novel state-of-the-art transmission-line simulation method, very fast, accurate, and robust Inputs frequency-dependent RLGC matrices No limit on the number of coupled conductors No restrictions on the structure of input RLGC matrices, all matrices can be full. Frequency-dependent loss is accurately modeled in the transient analysis. Accuracy does not depend on the transient speed, line length, or amount of loss, coupling, or frequency dependence. Requires no manual adjustments (such as the number of lumps in the U element). Gives accurate results with large timestep. See Star-Hspice User s Manual for more information on W-Element. 14
15 Element Card W xxxx N=num_of_conductors + node1.1 node1.n node1 + node2.1 node2.n node2 + RLGCfile=RLGC_file_name + l=line_length 15
16 RLGC File 16
17 W Element Syntax Wline in1 in2 inn inref out1 out2 outn outref N=<value> L=<value> + <RLGCmodel=name FSmodel= name RLGCfile=name Umodel=name > N: number of signal wires, excluding reference conductor L: length of transmission line (default unit: meter) Require RLGC matrices. Allow four possible formats: RLGCmodel (if RLGC values are already available) Fsmodel (RLGC values unknown, but physical geometry of transmission lines is known) RLGCfile (if RLGC values are already available, syntax is not flexible as RLGCmodel) Umodel (supported for backward compatibility) 17
18 RLGCModel Syntax.MODEL name W MODELTYPE=RLGC + N=<value> + Lo=<matrix_entries> Co=<matrix_entries> + (Ro=<matrix_entries> Go=<matrix_entries> + Rs=<matrix_entries> Gd=<matrix_entries> + Rognd=<matrix_entries> + Rsgnd =<matrix_entries> ) Example: W1 i1 i2 i3 0 o1 o2 o3 0 N=3 L=1 RLGCmodel=sample.model sample W MODELTYPE=RLGC N=3 Lo=2.311e e e e e e-6 Co=2.392e e E e e e-11 18
19 Conversion Table for W-Element Matrices from U Element RLGC Matrices 19
20 W Element Accepts U Model The W-Element is extended to fully accept all U-model modes including: RLGC input for up to five coupled conductors Geometric input (planar, coax, twinlead) Measured parameter input Skin effect MONTE CARLO simulation The above features provide backward compatibility with the U element. 20
21 0.35 Benchmark U element (300 segments) W element Transient Waveforms (V) spurious ringing (U element) Time (ns) 21
22 Benchmark Hspice Transient Runtime, Four-Conductor Line Line Model Relative Runtime Runtime (s) Memory (Kbytes) New model Single lumped resistors Single lumped RLGC segment U element 23,513 3,827 9,354 Spice3 convolution model
23 Parameter Extractor for Transmission Line (PETL) 2-D field solver integrated into Star-Hspice simulator Underlying numerical technique is improved version of boundary element method Highly efficient and accurate Star-Hspice now performs full transmission line analysis for virtually any size interconnect system Supports Star-Hspice optimization and Monte-Carlo statistical analysis 23
24 PETL Parameter Extraction for Transmission Lines Input: geometry information of transmission lines Output: L, C, Ro, Rs, Go, Gs Capabilities Allow arbitrary number of dielectric and conductors Shape of dielectric must be a planar layer Allow arbitrary shape of conductor Conductors must not overlap Magnetic materials are not supported Limitations Proximity and edge effects are not considered so, the resulting Rs matrix is diagonal. For inhomogeneous media, the arithmetic average values of conductivities and loss tangents are used to compute the conductance matrices, Go and Gd. 24
25 PETL: Defining Materials.MATERIAL mname METAL DIELECTRIC <ER=val> <UR=val> + <CONDUCTIVITY=val> <LOSSTANGENT=val> mname METAL DIELECTRIC ER UR CONDUCTIVITY Material name Material type: METAL or DIELECTRIC Dielectric constant (relative permittivity) Relative permeability Static field conductivity of conductor or lossy dielectric (S/m) LOSSTANGENT Alternating field loss tangent of dielectric (tan ) The Star-Hspice field solver assigns the following default values for metal: CONDUCTIVITY = -1 (perfect conductor), ER = 1, UR = 1. PEC is a predefined metal name with the default values and cannot be redefined. The Star-Hspice field solver assigns the following default values for dielectrics: CONDUCTIVITY = 0 (lossless dielectric), LOSSTANGENT = 0 (lossless dielectric), ER = 1, UR = 1. AIR is a predefined dielectric name with default values and cannot be redefined. 25
26 PETL: Defining Layerstack.LAYERSTACK sname <BACKGROUND=mname> + <LAYER=(mname,thickness)...> sname Layer stack name mname BACKGROUND thickness Material name Background dielectric material name. By default, AIR is assumed for the background. Layer thickness Layers are listed from bottom to top. Metal layers (ground planes) are located only at the bottom, top, or both top and bottom. Layers are stacked in y-direction, and the bottom of a layer stack is at y=0. All conductors must be located above y=0. Background material must be dielectric. Free space without ground:. LAYERSTACK mystack Free space with a (bottom) ground plane:.layerstack halfspace PEC 0.1mm 26
27 .SHAPE sname Shape_Descriptor PETL: Defining Shapes sname Shape_Descriptor Shape name. See the following subsections. Rectangles RECTANGLE WIDTH=val HEIGHT=val <NW=val> <NH=val> WIDTH HEIGHT NW NH Width of rectangle (length in x-direction). Height of rectangle (length in y-direction). Number of segments for the width discretization. Number of segments for the height discretization. Normally, it is not necessary to set the values of NW and NH since they are automatically set by the solver depending on the accuracy mode. 27
28 CIRCLE RADIUS=val <N=val> PETL: Defining Shapes (cont.) RADIUS N Radius of the circle. Number of segments for discretization. STRIP WIDTH=val <N=val> WIDTH N Width of strip (length in x-direction). Number of segments for discretization. POLYGON VERTEX=(x1 y1 x2 y2...) <N=(n1,n2,...)> VERTEX N (x, y) coordinates of vertices. Listed either in clockwise or counter-clockwise direction. Number of segments for each edges. If only one value is specified, then this value is used for all edges. The first value of N, n1, corresponds to the number of segments for the edge from (x1 y1) to (x2 y2). 28
29 PETL: Defining Options.FSOPTIONS name <ACCURACY=LOW MEDIUM HIGH> + <GRIDFACTOR=val> <PRINTDATA=YES NO> <COMPUTEG0=YES NO> + <COMPUTEGD=YES NO> <COMPUTERO=YES NO> <COMPUTERS=YES NO> ACCURACY GRIDFACTOR PRINTDATA COMPUTEGO COMPUTEGD COMPUTERO COMPUTERS Sets the solver accuracy to either LOW, MEDIUM, or HIGH. (Default = HIGH) Multiplication factor (integer) to determine the final number of segments used in discretization. (Default = 1) Specifies that the solver will print output matrices. (Default = NO) Specifies that the solver will compute the static conductance matrix. (Default = YES) Specifies that the solver will compute the dielectric loss matrix. (Default = NO) Specifies that the solver will compute the DC resistance matrix. (Default = YES) Specifies that the solver will compute the skin-effect resistance matrix. (Default = NO) 29
30 PETL Example Three traces immersed in stratified dielectric media 30
31 PETL: Example Input File Listing 31
32 LAB 9 32
DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation
DesignCon 2004 Design of 3.125 Gb/s Interconnect for High-bandwidth FPGAs Sherri Azgomi, Altera Corporation sazgomi@altera.com Lawrence Williams, Ph.D., Ansoft Corporation williams@ansoft.com CF-031505-1.0
More informationTABLE OF CONTENTS 1 Fundamentals Transmission Line Parameters... 29
TABLE OF CONTENTS 1 Fundamentals... 1 1.1 Impedance of Linear, Time-Invariant, Lumped-Element Circuits... 1 1.2 Power Ratios... 2 1.3 Rules of Scaling... 5 1.3.1 Scaling of Physical Size... 6 1.3.1.1 Scaling
More informationLecture 4. Maximum Transfer of Power. The Purpose of Matching. Lecture 4 RF Amplifier Design. Johan Wernehag Electrical and Information Technology
Johan Wernehag, EIT Lecture 4 RF Amplifier Design Johan Wernehag Electrical and Information Technology Design of Matching Networks Various Purposes of Matching Voltage-, Current- and Power Matching Design
More informationIntroduction to Electromagnetic Compatibility
Introduction to Electromagnetic Compatibility Second Edition CLAYTON R. PAUL Department of Electrical and Computer Engineering, School of Engineering, Mercer University, Macon, Georgia and Emeritus Professor
More informationHigh-Speed PCB Design und EMV Minimierung
TRAINING Bei dem hier beschriebenen Training handelt es sich um ein Cadence Standard Training. Sie erhalten eine Dokumentation in englischer Sprache. Die Trainingssprache ist deutsch, falls nicht anders
More informationMicrocircuit Electrical Issues
Microcircuit Electrical Issues Distortion The frequency at which transmitted power has dropped to 50 percent of the injected power is called the "3 db" point and is used to define the bandwidth of the
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationEM Analysis of RFIC Transmission Lines
EM Analysis of RFIC Transmission Lines Purpose of this document: In this document, we will discuss the analysis of single ended and differential on-chip transmission lines, the interpretation of results
More informationLecture 4 RF Amplifier Design. Johan Wernehag, EIT. Johan Wernehag Electrical and Information Technology
Lecture 4 RF Amplifier Design Johan Wernehag, EIT Johan Wernehag Electrical and Information Technology Lecture 4 Design of Matching Networks Various Purposes of Matching Voltage-, Current- and Power Matching
More informationFull Wave Analysis of Planar Interconnect Structures Using FDTD SPICE
Full Wave Analysis of Planar Interconnect Structures Using FDTD SPICE N. Orhanovic, R. Raghuram, and N. Matsui Applied Simulation Technology 1641 N. First Street, Suite 17 San Jose, CA 95112 {neven, raghu,
More informationObjectives of transmission lines
Introduction to Transmission Lines Applications Telephone Cable TV (CATV, or Community Antenna Television) Broadband network High frequency (RF) circuits, e.g., circuit board, RF circuits, etc. Microwave
More informationNonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF
Nonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF Neven Orhanovic Raj Raghuram Norio Matsui 1641 North First Street, Ste 170 San Jose, CA-95112 PH: 408-436-9070 FAX:
More informationTexas Instruments DisplayPort Design Guide
Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices
More informationDL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity
Slide -1 Ten Habits of Highly Successful Board Designers or Design for Speed: A Designer s Survival Guide to Signal Integrity with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com
More informationFigure 1. Inductance
Tools for On-Chip Interconnect Inductance Extraction Jerry Tallinger OEA International Inc. 155 East Main Ave., Ste. 110 Morgan Hill, CA 95037 jerry@oea.com Haris Basit OEA International Inc. 155 East
More informationFuzz Button interconnects at microwave and mm-wave frequencies
Fuzz Button interconnects at microwave and mm-wave frequencies David Carter * The Connector can no Longer be Ignored. The connector can no longer be ignored in the modern electronic world. The speed of
More informationModelling electromagnetic field coupling from an ESD gun to an IC
Modelling electromagnetic field coupling from an ESD gun to an IC Ji Zhang #1, Daryl G Beetner #2, Richard Moseley *3, Scott Herrin *4 and David Pommerenke #5 # EMC Laboratory, Missouri University of Science
More informationModeling and Simulation of Powertrains for Electric and Hybrid Vehicles
Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles Dr. Marco KLINGLER PSA Peugeot Citroën Vélizy-Villacoublay, FRANCE marco.klingler@mpsa.com FR-AM-5 Background The automotive context
More informationOptimizing Design of a Probe Card using a Field Solver
Optimizing Design of a Probe Card using a Field Solver Rey Rincon, r-rincon@ti.com Texas Instruments 13020 Floyd Rd MS 3616 Dallas, TX. 75243 972-917-4303 Eric Bogatin, bogatin@ansoft.com Bill Beale, beale@ansoft.com
More informationCustom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch
Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch Measurement and Model Results prepared by Gert Hohenwarter 12/14/2015 1 Table of Contents TABLE OF CONTENTS...2 OBJECTIVE...
More informationAries QFP microstrip socket
Aries QFP microstrip socket Measurement and Model Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4
More informationA Simulation Study of Simultaneous Switching Noise
A Simulation Study of Simultaneous Switching Noise Chi-Te Chen 1, Jin Zhao 2, Qinglun Chen 1 1 Intel Corporation Network Communication Group, LOC4/19, 9750 Goethe Road, Sacramento, CA 95827 Tel: 916-854-1178,
More informationThe Facts about the Input Impedance of Power and Ground Planes
The Facts about the Input Impedance of Power and Ground Planes The following diagram shows the power and ground plane structure of which the input impedance is computed. Figure 1. Configuration of the
More informationAdvanced Transmission Lines. Transmission Line 1
Advanced Transmission Lines Transmission Line 1 Transmission Line 2 1. Transmission Line Theory :series resistance per unit length in. :series inductance per unit length in. :shunt conductance per unit
More informationLVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
More informationThe Three Most Confusing Topics in Signal Integrity
Slide -1 The Three Most Confusing Topics in Signal Integrity and how not to be confused with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises, www.bethesignal.com eric@bethesignal.com
More informationAries Kapton CSP socket
Aries Kapton CSP socket Measurement and Model Results prepared by Gert Hohenwarter 5/19/04 1 Table of Contents Table of Contents... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 4 Setup... 4 MEASUREMENTS...
More informationHigh-Speed Circuit Board Signal Integrity
High-Speed Circuit Board Signal Integrity For a listing of recent titles in the Artech House Microwave Library, turn to the back of this book. High-Speed Circuit Board Signal Integrity Stephen C. Thierauf
More informationELEC Course Objectives/Proficiencies
Lecture 1 -- to identify (and list examples of) intentional and unintentional receivers -- to list three (broad) ways of reducing/eliminating interference -- to explain the differences between conducted/radiated
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationHigh Speed Characterization Report
ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table
More informationIntroduction to RF Measurement and Nonideal Components The Vector Network Analyzer UCSB - ECE145A/ECE218A Winter 2007
Goals: Introduction to RF Measurement and Nonideal Components The Vector Network Analyzer UCSB - ECE145A/ECE218A Winter 2007 (a) Introduction to the vector network analyzer and measurement of S-parameters.
More informationVLSI is scaling faster than number of interface pins
High Speed Digital Signals Why Study High Speed Digital Signals Speeds of processors and signaling Doubled with last few years Already at 1-3 GHz microprocessors Early stages of terahertz Higher speeds
More informationAnalysis of Multiconductor Quasi-TEM Transmission Lines and Multimode waveguides
Excerpt from the Proceedings of the COMSOL Conference 2010 Boston Analysis of Multiconductor Quasi-TEM Transmission Lines and Multimode waveguides S. M. Musa 1, M. N. O. Sadiku 1, and O. D. Momoh 2 Corresponding
More information1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1
Contents 1 FUNDAMENTAL CONCEPTS 1 1.1 What is Noise Coupling 1 1.2 Resistance 3 1.2.1 Resistivity and Resistance 3 1.2.2 Wire Resistance 4 1.2.3 Sheet Resistance 5 1.2.4 Skin Effect 6 1.2.5 Resistance
More informationMICTOR. High-Speed Stacking Connector
MICTOR High-Speed Stacking Connector Electrical Performance Report for the 0.260" (6.6-mm) Stack Height Connector.......... Connector With Typical Footprint................... Connector in a System Report
More informationHigh Performance Signaling. Jan Rabaey
High Performance Signaling Jan Rabaey Sources: Introduction to Digital Systems Engineering, Bill Dally, Cambridge Press, 1998. Circuits, Interconnections and Packaging for VLSI, H. Bakoglu, Addison-Wesley,
More informationA Simple Wideband Transmission Line Model
A Simple Wideband Transmission Line Model Prepared by F. M. Tesche Holcombe Dept. of Electrical and Computer Engineering College of Engineering & Science 337 Fluor Daniel Building Box 34915 Clemson, SC
More informationHigh Speed Characterization Report
ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table
More informationEye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?
EE29C Spring 2 Lecture 2: High-Speed Link Overview and Environment Eye Diagrams V V t b This is a This is a V e Eye Opening - space between and Elad Alon Dept. of EECS t e With voltage noise With timing
More informationEE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS
EE290C Spring 2011 Lecture 2: High-Speed Link Overview and Environment Elad Alon Dept. of EECS Most Basic Link Keep in mind that your goal is to receive the same bits that were sent EE290C Lecture 2 2
More informationHV739 ±100V 3.0A Ultrasound Pulser Demo Board
HV79 ±00V.0A Ultrasound Pulser Demo Board HV79DB Introduction The HV79 is a monolithic single channel, high-speed, high voltage, ultrasound transmitter pulser. This integrated, high performance circuit
More informationChapter 4. Problems. 1 Chapter 4 Problem Set
1 Chapter 4 Problem Set Chapter 4 Problems 1. [M, None, 4.x] Figure 0.1 shows a clock-distribution network. Each segment of the clock network (between the nodes) is 5 mm long, 3 µm wide, and is implemented
More informationPrinted circuit board power distribution network modeling, analysis and design, and, statistical crosstalk analysis for high speed digital links
Scholars' Mine Doctoral Dissertations Student Research & Creative Works Spring 2015 Printed circuit board power distribution network modeling, analysis and design, and, statistical crosstalk analysis for
More informationSupport notes for Section C. Interconnections and signal Integrity. Politecnico di Torino. Interconnections for high-speed digital circuits
Politecnico di Torino Course: Applied Electronics and Measurements Support notes for Section C Interconnections and signal Integrity Dante Del Corso, Part 2: Signal Integrity in Digital Circuits Contents
More informationDesignCon Full Chip Signal and Power Integrity with Silicon Substrate Effect. Norio Matsui Dileep Divekar Neven Orhanovic
DesignCon 2004 Chip-Level Physical Design Full Chip Signal and Power Integrity with Silicon Substrate Effect Norio Matsui Dileep Divekar Neven Orhanovic Applied Simulation Technology, Inc. 408-436-9070
More informationUnderstanding, measuring, and reducing output noise in DC/DC switching regulators
Understanding, measuring, and reducing output noise in DC/DC switching regulators Practical tips for output noise reduction Katelyn Wiggenhorn, Applications Engineer, Buck Switching Regulators Robert Blattner,
More informationZ-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle
ELECTRICAL PERFORMANCE REPORT Z-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle Literature Number 1308505 Issued September, 2000 Copyright, Tyco Electronics Corporation All Rights reserved TABLE
More informationUsing Sonnet EM Analysis with Cadence Virtuoso in RFIC Design. Sonnet Application Note: SAN-201B July 2011
Using Sonnet EM Analysis with Cadence Virtuoso in RFIC Design Sonnet Application Note: SAN-201B July 2011 Description of Sonnet Suites Professional Sonnet Suites Professional is an industry leading full-wave
More informationCable discharge events (CDE) -- A modeling and simulation perspective
Scholars' Mine Masters Theses Student Research & Creative Works 2014 Cable discharge events (CDE) -- A modeling and simulation perspective Viswa Pilla Follow this and additional works at: http://scholarsmine.mst.edu/masters_theses
More informationFDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits
FDTD Analysis of High-Speed Cells in Silicon Integrated Circuits Neven Orhanovic and Norio Matsui Applied Simulation Technology Gateway Place, Suite 8 San Jose, CA 9 {neven, matsui}@apsimtech.com Abstract
More informationRF Board Design for Next Generation Wireless Systems
RF Board Design for Next Generation Wireless Systems Page 1 Introduction Purpose: Provide basic background on emerging WiMax standard Introduce a new tool for Genesys that will aide in the design and verification
More informationTTL LOGIC and RING OSCILLATOR TTL
ECE 2274 TTL LOGIC and RING OSCILLATOR TTL We will examine two digital logic inverters. The first will have a passive resistor pull-up output stage. The second will have an active transistor and current
More information(i) Determine the admittance parameters of the network of Fig 1 (f) and draw its - equivalent circuit.
I.E.S-(Conv.)-1995 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - I Some useful data: Electron charge: 1.6 10 19 Coulomb Free space permeability: 4 10 7 H/m Free space permittivity: 8.85 pf/m Velocity
More informationMicrowave Devices and Circuit Design
Microwave Devices and Circuit Design Ganesh Prasad Srivastava Vijay Laxmi Gupta MICROWAVE DEVICES and CIRCUIT DESIGN GANESH PRASAD SRIVASTAVA Professor (Retired) Department of Electronic Science University
More informationDevelopment of a noval Switched Beam Antenna for Communications
Master Thesis Presentation Development of a noval Switched Beam Antenna for Communications By Ashraf Abuelhaija Supervised by Prof. Dr.-Ing. Klaus Solbach Institute of Microwave and RF Technology Department
More informationPropagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationPropagation Delay, Circuit Timing & Adder Design
Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis
More informationDesign Considerations for High-Speed RS-485 Data Links
Design Considerations for High-Speed RS-485 Data Links Introduction The trend in high-speed data networks continues to push for higher data rates over longer transmission distances, and under ever-harsher
More informationMicrowave and optical systems Introduction p. 1 Characteristics of waves p. 1 The electromagnetic spectrum p. 3 History and uses of microwaves and
Microwave and optical systems Introduction p. 1 Characteristics of waves p. 1 The electromagnetic spectrum p. 3 History and uses of microwaves and optics p. 4 Communication systems p. 6 Radar systems p.
More informationLVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS
LVDS Owner s Manual A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products Moving Info with LVDS Revision 2.0 January 2000 LVDS Evaluation Boards Chapter 6 6.0.0 LVDS
More informationHigh Speed Characterization Report
ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1
More informationELE3310 Basic Electromagnetics Lab Session 1
ELE3310 Basic Electromagnetics Lab Session 1 Gao Xin By modifying CST MICROWAVE STUDIO 2006 tutorials Geometric Construction and Solver Settings Introduction and Model Dimensions In this tutorial you will
More informationAssociate In Applied Science In Electronics Engineering Technology Expiration Date:
PROGRESS RECORD Study your lessons in the order listed below. Associate In Applied Science In Electronics Engineering Technology Expiration Date: 1 2330A Current and Voltage 2 2330B Controlling Current
More informationLab Equipment EECS 311 Fall 2009
Lab Equipment EECS 311 Fall 2009 Contents Lab Equipment Overview pg. 1 Lab Components.. pg. 4 Probe Compensation... pg. 8 Finite Instrumentation Impedance. pg.10 Simulation Tools..... pg. 10 1 - Laboratory
More informationExamining The Concept Of Ground In Electromagnetic (EM) Simulation
Examining The Concept Of Ground In Electromagnetic (EM) Simulation While circuit simulators require a global ground, EM simulators don t concern themselves with ground at all. As a result, it is the designer
More informationHigh Speed Characterization Report
HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly
More information3D/SiP Advanced Packaging Symposium Session II: Wafer Level Integration & Processing April 29, 2008 Durham, NC
3D/SiP Advanced Packaging Symposium Session II: Wafer Level Integration & Processing April 29, 2008 Durham, NC Off-Chip Coaxial to Coplanar Transition Using a MEMS Trench Monther Abusultan & Brock J. LaMeres
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More informationZ-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle
ELECTRICAL PERFORMANCE REPORT Z-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle Literature Number 1308506 Issued September, 2000 Copyright, Tyco Electronics Corporation All Rights reserved TABLE
More informationAnalysis of Laddering Wave in Double Layer Serpentine Delay Line
International Journal of Applied Science and Engineering 2008. 6, 1: 47-52 Analysis of Laddering Wave in Double Layer Serpentine Delay Line Fang-Lin Chao * Chaoyang University of Technology Taichung, Taiwan
More informationTransmission Lines and TDR
Transmission Lines and TDR Overview This is the procedure for lab 2a. This is a one-week lab. The prelab should be done BEFORE going to the lab session. In this lab, the characteristics of different transmission
More informationEnsuring Signal and Power Integrity for High-Speed Digital Systems
Ensuring Signal and Power Integrity for High-Speed Digital Systems An EMC Perspective Christian Schuster Institut für Theoretische Elektrotechnik Technische Universität Hamburg-Harburg (TUHH) Invited Presentation
More informationHigh Speed Characterization Report
PCRF-064-XXXX-EC-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH Description: PCI Express Cable Assembly, Low Loss Microwave Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview...
More informationWaveguides. Metal Waveguides. Dielectric Waveguides
Waveguides Waveguides, like transmission lines, are structures used to guide electromagnetic waves from point to point. However, the fundamental characteristics of waveguide and transmission line waves
More informationEMP Finite-element Time-domain Electromagnetics
EMP Finite-element Time-domain Electromagnetics Field Precision Copyright 2002 PO Box 13595 Albuquerque, New Mexico 87192 U.S.A. Telephone: 505-220-3975 FAX: 505-294-0222 E Mail: techinfo@fieldp.com Internet:
More informationAntenna Design: Simulation and Methods
Antenna Design: Simulation and Methods Radiation Group Signals, Systems and Radiocommunications Department Universidad Politécnica de Madrid Álvaro Noval Sánchez de Toca e-mail: anoval@gr.ssr.upm.es Javier
More informationChapter 2. Inductor Design for RFIC Applications
Chapter 2 Inductor Design for RFIC Applications 2.1 Introduction A current carrying conductor generates magnetic field and a changing current generates changing magnetic field. According to Faraday s laws
More informationHigh Speed Characterization Report
QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents
More informationMicrowave Circuits 1.1 INTRODUCTION
Microwave Circuits 1.1 INTRODUCTION The term microwave circuits means different things to different people. The prefix micro comes from the Greek fiikpog (micros) and among its various meanings has the
More informationAN EXPERIMENTAL ANALYSIS OF SIGNAL REFLECTIONS ON PRINTED CIRCUIT BOARD TRANSMISSION LINES
Volume, Number, AN EXPERIMENTAL ANALYSIS OF SIGNAL REFLECTIONS ON PRINTED CIRCUIT BOARD TRANSMISSION LINES Monica ZOLOG Technical University of Cluj-Napoca, Cluj-Napoca Str. George Bariţiu nr. -8, Cluj-Napoca,
More informationDesign and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz
Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz Course Number: 13-WA4 David Dunham, Molex Inc. David.Dunham@molex.com
More informationModeling and Simulation of Via Conductor Losses in Co-fired Ceramic Substrates Used In Transmit/Receive Radar Modules
Modeling and Simulation of Via Conductor Losses in Co-fired Ceramic Substrates Used In Transmit/Receive Radar Modules 4/5/16 Rick Sturdivant, CTO 310-980-3039 rick@rlsdesigninc.com Edwin K.P. Chong, Professor
More informationΓ L = Γ S =
TOPIC: Microwave Circuits Q.1 Determine the S parameters of two port network consisting of a series resistance R terminated at its input and output ports by the characteristic impedance Zo. Q.2 Input matching
More informationOPEN SOURCE CABLE MODELS FOR EMI SIMULATIONS
OPEN SOURCE CABLE MODELS FOR EMI SIMULATIONS S. Greedy 1, C. Smartt 1, D. W. P. Thomas 1. 1 : George Green Institute for Electromagnetics Research, Department of Electrical and Electronic Engineering,
More informationMicrocontroller Systems. ELET 3232 Topic 13: Load Analysis
Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission
More informationQuasi-TEM Analysis of Multilayer Coplanar Waveguide Broadside Coupled Lines Balun
uasi-tem Analysis of Multilayer Coplanar Waveguide Broadside Coupled Lines Balun Sarhan M. Musa and Matthew N. O. Sadiku, Roy G. Perry College of Engineering, Prairie iew A&M University Prairie iew, TX,
More informationMeasurement of Laddering Wave in Lossy Serpentine Delay Line
International Journal of Applied Science and Engineering 2006.4, 3: 291-295 Measurement of Laddering Wave in Lossy Serpentine Delay Line Fang-Lin Chao * Department of industrial Design, Chaoyang University
More informationSignal integrity means clean
CHIPS & CIRCUITS As you move into the deep sub-micron realm, you need new tools and techniques that will detect and remedy signal interference. Dr. Lynne Green, HyperLynx Division, Pads Software Inc The
More informationKeywords Signal Integrity, micro-strip, crosstalk, NEXT, FEXT.
Volume 6, Issue 4, April 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Effect of Vias
More informationCell size and box size in Sonnet RFIC inductor analysis
Cell size and box size in Sonnet RFIC inductor analysis Purpose of this document: This document describes the effect of some analysis settings in Sonnet: Influence of the cell size Influence of thick metal
More informationHigh Speed Characterization Report
PCIEC-XXX-XXXX-EC-EM-P Mated with: PCIE-XXX-02-X-D-TH Description: 1.00 mm PCI Express Internal Cable Assembly, 30 AWG Twinax Ribbon Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable
More informationDigital Systems Power, Speed and Packages II CMPE 650
Speed VLSI focuses on propagation delay, in contrast to digital systems design which focuses on switching time: A B A B rise time propagation delay Faster switching times introduce problems independent
More informationImproving CDM Measurements With Frequency Domain Specifications
Improving CDM Measurements With Frequency Domain Specifications Jon Barth (1), Leo G. Henry Ph.D (2), John Richner (1) (1) Barth Electronics, Inc, 1589 Foothill Drive, Boulder City, NV 89005 USA tel.:
More informationEMC cases study. Antonio Ciccomancini Scogna, CST of America CST COMPUTER SIMULATION TECHNOLOGY
EMC cases study Antonio Ciccomancini Scogna, CST of America antonio.ciccomancini@cst.com Introduction Legal Compliance with EMC Standards without compliance products can not be released to the market Failure
More informationSupertex inc. HV748DB1 HV748 ±75V 1.25A Ultrasound Pulser Demoboard
HV78DB HV78 ±75V.5A Ultrasound Pulser Demoboard Introduction The HV78 is a monolithic -channel, high speed, high voltage, ultrasound transmitter pulser. This integrated, high performance circuit is in
More informationICS1561A. Differential Output PLL Clock Generator. Integrated Circuit Systems, Inc. Features. Description. Block Diagram
Integrated Circuit Systems, Inc. ICS1561A Differential Output PLL Clock Generator Description The ICS1561A is a very high performance monolithic PLL frequency synthesizer. Utilizing ICS s advanced CMOS
More informationDesign Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs
Design Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs Photographer: Janpietruszka Agency: Dreamstime.com 36 Conformity JUNE 2007
More informationCharacterization and Measurement Based Modeling
High-speed Interconnects Characterization and Measurement Based Modeling Table of Contents Theory of Time Domain Measurements.........3 Electrical Characteristics of Interconnects........3 Ideal Transmission
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More information