A Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation

Similar documents
A Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL

Session 11 CMOS Biochips and Bioelectronics A Sub-1 µw Multiparameter Injectable BioMote for Continuous Alcohol Monitoring

A Fast-Readout Mismatch-Insensitive Magnetoresistive Biosensor Front-End Achieving Sub-ppm Sensitivity

A mm 2 /Channel Time-Based Beat Frequency ADC in 65nm CMOS for Intra-Electrode Neural Recording

Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis

A Mostly Digital Variable-Rate Continuous- Time ADC Modulator

An impedance-based integrated biosensor for suspended DNA characterisation

A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

A Dynamically Reconfigurable ECG Analog Front-End with a 2.5 Data-Dependent Power Reduction

SUCCESSIVE approximation register (SAR) analog-todigital

High Performance Digital Fractional-N Frequency Synthesizers

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector

Phase Noise and Tuning Speed Optimization of a MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

Short Course On Phase-Locked Loops and Their Applications Day 5, AM Lecture. Advanced PLL Examples (Part I)

Bio-Impedance Spectroscopy (BIS) Measurement System for Wearable Devices

A 4 Channel Waveform Sampling ASIC in 130 nm CMOS

A fps CMOS Ion-Image Sensor with Suppressed Fixed-Pattern-Noise for Accurate High-throughput DNA Sequencing

A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping

PR-E 3 -SMA. Super Low Noise Preamplifier. - Datasheet -

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

Implementation of Pixel Array Bezel-Less Cmos Fingerprint Sensor

Design and Implementation of High-Speed CMOS Clock and Data Recovery Circuit for Optical Interconnection Applications. Seong-Jun Song. Dec.

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

Heterodyne Sensing CMOS Array with High Density and Large Scale: A 240-GHz, 32-Unit Receiver Using a De-Centralized Architecture

Short Range UWB Radio Systems. Finding the power/area limits of

A 2-in-1 Temperature and Humidity Sensor Achieving 62 fj K 2 and 0.83 pj (%RH) 2

HARDWARE IMPLEMENTATION OF LOCK-IN AMPLIFIER FOR NOISY SIGNALS

Architecture for Electrochemical Sensors

Phase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI

IMPEDANCE SPECTROSCOPY FRONT-END SUITABLE FOR BIOMEDICAL CELL IMPEDANCE MEASUREMENT. A Thesis HAO HUANG

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

Instrumentation for Electrochemistry. Lecture 4

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

2011/12 Cellular IC design RF, Analog, Mixed-Mode

A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection

12/31/11 Analog to Digital Converter Noise Testing Final Report Page 1 of 10

A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT BIT, 250KSPS ADC

Supplementary Figure S1. Characterization using X-ray diffraction (XRD). (a) Starting titanium (Ti) foil used for the synthesis (JCPDS No ).

High Performance Digital Fractional-N Frequency Synthesizers. IEEE Distinguished Lecture Lehigh Valley SSCS Chapter

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

A New Capacitive Sensing Circuit using Modified Charge Transfer Scheme

Super Low Noise Preamplifier

A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

Architectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA

Digitally Tuned Low Power Gyroscope

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation

A MASH ΔΣ time-todigital converter based on two-stage time quantization

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California

A 0.55 V 7-bit 160 MS/s Interpolated Pipeline ADC Using Dynamic Amplifiers

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

SiNANO-NEREID Workshop:

An Analog Phase-Locked Loop

A 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

Digital Phase Tightening for Millimeter-wave Imaging

A single-slope 80MS/s ADC using two-step time-to-digital conversion

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology Shahriar Shahramian Sorin P. Voinigescu Anthony Chan Carusone

Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit

A 1.3 Megapixel CMOS Imager Designed for Digital Still Cameras

A/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important?

Circuit Architecture for Photon Counting Pixel Detector with Threshold Correction

A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator

EE-4022 Experiment 3 Frequency Modulation (FM)

Redefining high resolution and low noise in Delta-Sigma ADC applications

A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control

Electronic Noise. Analog Dynamic Range

Dual-Frequency GNSS Front-End ASIC Design

Experiment 1: Amplifier Characterization Spring 2019

A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Chlorophyll a/b-chlorophyll a sensor for the Biophysical Oceanographic Sensor Array

Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA

QUAD 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

THE demand for touch screen panel (TSP) technology

Analog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016

A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS

A 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector

Summary Last Lecture

D f ref. Low V dd (~ 1.8V) f in = D f ref

Oversampled ADC and PGA Combine to Provide 127-dB Dynamic Range

Switch-less Dual-frequency Reconfigurable CMOS Oscillator using One Single Piezoelectric AlN MEMS Resonator with Co-existing S0 and S1 Lamb-wave Modes

Universal Input Switchmode Controller

A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation

A Compact, Low-Power Low- Jitter Digital PLL. Amr Fahim Qualcomm, Inc.

Current-mode PWM controller

Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications

AN-1106 Custom Instrumentation Amplifier Design Author: Craig Cary Date: January 16, 2017

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

ALTHOUGH zero-if and low-if architectures have been

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

Transcription:

Session 11 - CMOS Biochips and Bioelectronics A 16 20 Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation Chung-Lun Hsu *, Alexander Sun *, Yunting Zhao *, Eliah Aronoff-Spencer and Drew Hall * *Department of Electrical and Computer Engineering, University of California, San Diego, USA School of Medicine, University of California, San Diego, USA CICC 2018 San Diego, CA 1

Point-of-care (POC) biosensors Plus Analyzer, BD Veritor istat, Abbott Laboratories HIV-1/HIV-2 Rapid Screen Brings molecular testing closer to patient for faster diagnosis Leads to earlier treatment in and outside clinical setting Designed for detection of single or small set of analytes Time consuming and impractical for multi-analyte disease screening CICC 2018 San Diego, CA 2

Biosensor Arrays GeneChip Scanner 3000, Affymetrix NextSeq 550, Illumina Agilent G2565CA Biosensor arrays offer parallelized multi-analyte detection Widely used arrays rely on expensive and bulky scanners Electrochemical Impedance Spectroscopy (EIS) Benefits from scalability of electrochemical sensors Allows for both sensors and circuitry to be integrated together EIS arrays are a promising technology for POC diagnostics CICC 2018 San Diego, CA 3

Impedance Spectroscopy Sensor Electrochemical Cell Reference Electrode measure impedance from 0.1 Hz to 100 khz Capture DNA Electrode CICC 2018 San Diego, CA 4

Impedance Spectroscopy Sensor measure impedance from 0.1 Hz to 100 khz DNA Binding binding on surface shifts impedance Standard EIS requires sensitive detection of both magnitude and phase CICC 2018 San Diego, CA 5

Only a single portion of impedance is modulated by binding Biosensor Impedance Model For biosensors, binding can be monitored by either magnitude or phase CICC 2018 San Diego, CA 6

< 3 orders 5 orders Magnitude / Phase Measurement Effect of 100 nf capacitance change in electrochemical cell Capacitance change affects both magnitude and phase similarly but absolute magnitude spans a larger range Requirements for phase less stringent than magnitude CICC 2018 San Diego, CA 7

Conventional EIS Measurement Circuitry Real / Imaginary Based [Yang JSSC 09, Manickam ISSCC 10] Quadrature signal generation Lock-in amplifier/multipliers/integrators CICC 2018 San Diego, CA 8

Conventional EIS Measurement Circuitry Magnitude / Phase Based Only single sinusoid generation Separate magnitude and phase blocks Magnitude spans several orders [Chen TBioCAS 17] Phase only detection can simplify and reduce measurement circuitry CICC 2018 San Diego, CA 9

Polar Phase Measurement Reduced measurement circuitry and area TDC footprint < ADC, allows for in-pixel digitization Topology enables in-pixel averaging for SNR improvement Smaller in-pixel circuitry area for higher density arrays CICC 2018 San Diego, CA 10

CMOS Biosensor Array Δφ diff D out ΔC Δφ diff CICC 2018 San Diego, CA 11

16 20 Array System Architecture Zero-crossing R-TIA Detector Phase Detector 19 signal pixel 1 ref. pixel TDC Mostly-digital circuitry reducing pixel area CICC 2018 San Diego, CA 12

Resistive Feedback TIA 142 μw, 100 db, & 36 MHz unity GBW Designed to minimize 1/f noise 2nd stage to drive R f large device (50/1 μm) source degeneration Flicker noise corner less than 1 khz and drives R f = 100 kω CICC 2018 San Diego, CA 13

Phase-to-Digital Converter GRO sized for negligible leakage current in off state Differential symmetric XOR 7-stage pseudo differential gated-ring oscillator (GRO), f osc = 11 MHz clocked sense amplifiers adds π/7 fine quantization levels 14-bit counter depth CICC 2018 San Diego, CA 14

TDC scheme has inherent in-pixel accumulation Averages out the jitter and noise of single XOR pulse TDC with In-pixel Averaging Reduce jitter/phase noise by increasing measurement cycles CICC 2018 San Diego, CA 15

Chip Photo TSMC 0.18 μm CMOS Test Structures CICC 2018 San Diego, CA 16

Setup Characterization of In-Pixel Circuitry Mock electrochemical cell at inputs (sig & ref) Linearity 4.6º delay in reference pixel 0.04% / 0.14 detectable phase shift. CICC 2018 San Diego, CA 17

Setup Noise Characterization of In-Pixel Circuitry Mock electrochemical cell at inputs (sig & ref) 4.6º delay in reference pixel SNR is increased by +10dB with 10 in-pixel averaging cycles. CICC 2018 San Diego, CA 18

Packaging of CMOS Array wire bonded to daughter board and mounted on motherboard partial encapsulation with epoxy ENIG plating of electrodes CICC 2018 San Diego, CA 19

Electrochemical Measurements Measure varying buffer strengths as proxy for DNA binding Ion concentration affects solution resistance and double-layer capacitance Add 1 μl of 20 SSC (saline-sodium citrate) buffer repeatedly to 45 μl 3 SSC Ions Δφ diff Buffer Strength CICC 2018 San Diego, CA 20

Zika Assay Measurements Functionalized with 30-nucleotide ssdna associated with the Zika virus Distinguish between complimentary and mismatched DNA CICC 2018 San Diego, CA 21

Comparison JSSC 2009 ISSCC 2010 TBCAS 2012 TBCAS 2017 This Work Tech. [µm] 0.5 0.35 0.13 0.35 0.18 Power [mw] 0.006 84.5 0.35 0.32 63 On-Chip Electrodes No Yes Yes No Yes Num. Sensors - 100 64-320 Num. Channels 1 100 16 1 320 Area/Ch. [µm 2 ] 60,000 10,000 * 60,000 70,000 19,600 Power/Ch. [µw] 6 845 5.57 320 197 ADC On Chip Off Chip In Pixel In Pixel In Pixel Output Format 8-bit Analog 16-bit 10-bit 21-bit Freq. [Hz] 0.1-10 4 10 2-5 10 7 0.1-10 4 10-4 - 10 5 5 10 3-10 6 Quadrature Signal Req. Yes Yes Yes No No Magnitude Error 0.32% @10 Hz - - 0.28% @10 khz N/A Phase Error 2.7% @1 khz, 38 S/s - - 0.12% @10 Hz, 10 S/s 0.04% @50 khz, 24 S/s State-of-the-art rms phase error @ smallest area with in-pixel quantization CICC 2018 San Diego, CA 22

Conclusion High-density biosensor array for DNA hybridization Key challenges: scalability and sensitivity To address this, we: Used a polar mode measurement scheme Designed a mostly digital phase detector decreasing per pixel circuit area Designed a TDC with in-pixel averaging to increase SNR Results: Achieves state-of-the-art rms phase error of 0.04% / 0.14 at 50 khz Accumulation increases SNR 10 db for every 10 readout time Smallest area per channel with on-chip quantization Successfully measured hybridization of Zika virus DNA CICC 2018 San Diego, CA