All-Digital DPWM/DPFM Controller for Low-Power DC-DC Converters
|
|
- Vivien Alexina Barber
- 5 years ago
- Views:
Transcription
1 All-Digital DPWM/DPFM Contolle fo Low-Powe DC-DC Convete Kun Wang, Nabeel Rahman, Zdavko Lukic, and Alekanda Podic Laboatoy fo Low Powe Management and Integated Switch-Mode Powe Supplie Depatment of Electical and Compute Engineeing, Univeity of Toonto Toonto, ON, CANADA Abtact A digital contolle fo dc-dc witching convete ued in battey-poweed handheld device i intoduced. The contolle can opeate in two mode and encompae novel deign of a digital pule-width modulato (DPWM) and an alldigital pule-feuency modulato (DPFM). The DPWM ha a high eolution and can opeate at vey-high contant witching feuency (ten of MHz). The DPFM featue veylow powe conumption, pogammable on-time and contol ove witching feuency ange. An expeimental FPGA pototype and an application-pecific IC that employ new contolle achitectue ae built aound 3.3 V, 3W, 6 MHz buck powe tage and ucceful opeation of the digital contolle in both mode i veified. The low powe conumption ha been alo veified on a chip implemented in a tandad CMOS 0.18um poce. I. INTRODUCTION Digital contol of low-powe witching convete allow numeou benefit including the ability to ue digital deign tool, flexibility in tanfeing to diffeent implementation technology, and low enitivity on extenal influence [1-6]. Howeve, in battey-poweed handheld device, uch a cell phone, digital till camea (DSC), and peonal data aitant (PDA), analog contolled dc-dc witching convete ae pedominantly ued. Among the main obtacle fo ucceful digital implementation ae lowe witching feuency, compaed to analog olution, and the abence of low-powe digital achitectue that can uppot pule-feuency modulation (PFM). The PFM eult in ignificant efficiency impovement when the output load of SMPS ae light. In handheld device, to extend the battey life, the PFM i uually ued when the upplied device pefom imple poceing tak o opeate in tand-by mode. In ecent publication eveal low-powe olution that eithe uppot only digital pule-width modulation contol o combine a digital-pule width modulato (DPWM) and an analog PFM have been peented [7-10]. With the exception of the DPWM demontated in [11] mot of the peented olution opeate at much lowe feuencie than the analog contolle. On the othe hand, digital pule-feuency modulato (DPWM) demontated in [12] have not been utilized in low powe witching convete. To ceate a pule-feuency modulated ignal, often chaacteized with hot on and long off time inteval, thee ealization ue high feuency clock and employ powe-inefficient counte, which make them unuitable fo low-powe application. In thi pape we intoduce a novel all-digital DPWM/DPFM contolle that can be ued in low-powe SMPS and eaily tanfeed fom one implementation technology to anothe. The contolle, hown in Fig 1, utilize novel achitectue of DPFM and DPWM. The DPWM opeate at witching feuencie compaable to the fatet analog olution today [13,14] and can be implemented with a low-powe digital hadwae. The DPFM i baed on a new acing ing achitectue that alo povide vey low powe conumption and opeation without an extenal clock. In addition, the DPFM utilize advantage of digital contol and offe new featue not commonly een in analog implementation. It offe digital contol of the ontime (maximum tanito cuent) and contol of the ange of witching feuency opeation, which can be ued to eliminate undeiable feuency component that can influence upplied device. Depending on the value of the extenal mode ignal m(t), the ytem of Fig.1 opeate eithe a a digital pule-width o pule-feuency modulato. In pule-width modulation mode it opeate in a imila manne a the ytem peented in [8]. V in m(t) SW1 c 1 (t) Dead-Time c(t) DPWM DPFM c 2 (t) SW2 d clk Digital Contolle L + _ C PI/PID Compenato Load e v out (t) H 1 A/D H 1 v out V ef Thi wok of Laboatoy fo Low-Powe Management and Integated SMPS i uppoted by Sipex Copoation and by Natual Science and Engineeing Reeach Council of Canada (NSERC). Fig. 1. Buck Convete egulated by all-digital DPWM/DPFM Contolle
2 Baed on the value of the eo ignal a look-up table baed PID compenato ceate a contol ignal fo DPWM. When opeating in pule-feuency mode a imple PI compenato law i ued. In thi cae the compenato ceate a contol ignal fo DPFM, which i popotional to the witching feuency. In the next ection, the achitectue and opeation of the DPWM ae explained. In Section III, we decibe the pogammable DPFM. Section IV peent the expeimental eult obtained with an FPGA -baed contolle that employ thi new contolle achitectue. In thi ection we alo how eult obtained fom an application pecific IC utilizing thi contol method. II. HIGH-FREQUENCY DIGITAL PULSE-WIDTH MODULATOR BASED ON SEGMENTED RING The new DPWM hown in Fig.2 i a modification of egmented DPWM achitectue [15] that doe not euie an extenal clock to opeate. The achitectue alo eemble the DPWM achitectue baed on a ing ocillato [16], with the diffeence hee being that the ize of thi tuctue, fo 8-bit implementation, i educed to 1/15 of the oiginal. The ing-baed egmented achitectue hown in Fig. 2 i an 8-bit DPWM. It conit of two 16:1multiplexe and two et of delay line connected a a ing. The fit delay line conit of 16 fat delay element in eie. Each intemediate node i paed onto a 16:1 multiplexe (MUX- A), whoe elect ignal ae the 4 leat ignificant bit (LSB) of the digital input d (ee Fig.2). MUX-A i eponible fo the fine eolution of the DPWM, a it i contolled by the 4 LSB of d. The econd delay line conit of 15 low delay element in eie. Thee delay ae 16 time lowe than the fat delay element. The output of low delay ae connected to a econd 16:1 multiplexe (MUX-B). The elect ignal fo the MUX-B ae the 4MSB of d connected in evee ode, uch that the MSB of d i tied to the LSB of MUX-B. In thi way, the 4MSB of d define the tat point of the pule-width modulated ignal, that et the SR latch. The 4LSB of d, connected to the elect input of MUX-A, ae not eveed and define the end point of the faction of witching peiod duing which the PWM ignal i high. Thi connection alway enue that the ignal top point i defined by 4LSB and hence an accuate duty atio adjutment i achieved. Fo example, when the input d i a high binay input, , which coepond to a duty atio value of , the PWM wavefom i ceated a follow. A the ignal i popagating though the delay cell, it et the SR latch at MUX-B I14. Then it goe though 14 low cell (becaue the MUX-B input i 1101), move though eight fat cell and eet the latch at MUX-A input I8 (becaue the MUX-A input i 1000). When the input value d i mall, , the ing ocillato ignal et the SR latch at MUX-B I1, move though jut one low and one fat cell and eet the latch afte that. A a eult, a mall duty atio value i obtained. It can be een that the DPWM can be implemented with vey mall hadwae. It take only 1/15 of the eouce needed fo the implementation of a conventional 8-bit ing-ocillato baed DPWM that employ a lage 256:1 multiplexe. A. DPWM Lineaization Poblem A decibed in [15] egmented DPWM tuctue uffe fom nonlineaity poblem. The mimatch between fat and low delay cell in ome cae can caue the chaacteitic of the DPWM to become nonmonotonic and caue intability of the ytem, due to effective poitive feedback. In mixed-ignal IC implementation both thi poblem and tabilization of the witching feuency can be olved uing imple DPWM lineaization block demontated in [16,17]. In that olution a eplica of fat delay line and cutom made pogammable delay cell ae ued. The delay of 16 fat delay cell i matched to be exactly the ame a the delay of a low cell. d 8-bit 4-bit 4-bit Fat Delay Line Slow Delay Line Enable d LSB d MSB MUX-A MUX-B c(t) S Q R Fig. 2. Ring-baed egmented DPWM
3 III. RACING RING BASED PROGRAMMABLE DIGITAL PULSE-FREQUENCY MODULATOR One of the main challenge in deigning a low-powe digital pule-feuency modulato (DPFM) i the ceation of long time inteval uing vey fat digital logic. Since the witching peiod of SMPS opeating in DPFM ae eveal ode of magnitude lage than the popagation time of moden digital cicuit, diect implementation of olution ued in DPWM achitectue i impactical. Conventional ing ocillato would euie thouand of delay cell and huge on-chip aea. On the othe hand, counte-baed DPFM achitectue [12] conume ignificant amount of powe and ilicon aea, epecially if a lage ange of feuencie ae euied. In potable application, thee method ae endeed uele due to thei high powe conumption. The novel ignal-ace baed DPFM achitectue i hown in Fig. 3. It allow ceation of vey long time inteval uing fat digital logic and can be implemented with low powe hadwae. The DPFM opeation i baed on the ace of two ignal aound a ing ocillato whee one ignal tat fit and the econd ignal, which popagate a little bit fate, tat a little bit late. Once the fate ignal catche the fit one the ace i ove. The peiod of the DPFM ignal i defined by the time diffeence between the tat of the fit ignal and the end of the ace. In thi cae the duation of the ace, i.e. witching peiod, i popotional to the time pacing between the two tat ignal and inveely popotional to the peed diffeence of the two ignal, i.e. time delay of digital logic. The achitectue of Fig.3 ha thee majo functional block, the DPWM decibed in the peviou ection, the End of Race detecto (EoR), and a ing ocillato that compie of SR latche and pogammable delay cell. In thi cae, the DPWM opeate with a boken ing and i tiggeed extenally, i.e. opeate in the ame manne a conventional egmented DPWM [15]. The DPWM ceate a hot pule, whoe iing and falling edge detemine the time-paced acing ignal (on-time of DPFM ignal). Initial tate of all the SR latche ae zeo. When the DPWM geneato poduce the poitive edge, the fit SR latch will be et to high. In tun, the output of the fit SR latch will et the econd SR latch. Thi i illutated in Fig. 3 a a poitive edge popagating on the uppe tack. When the DPWM geneato poduce the negative edge, the fit latch will be eet to zeo afte being peviouly et by the poitive edge. The output of the fit latch will eet the output of the econd latch. Thi i hown a a negative edge going down the eet line. Hence the poitive and negative edge will tat to chae each othe aound the SR latch ing, becaue the delay of the et delay block on the et line i made to be lightly bigge than the delay of the not gate. The delay of the DPFM i again contolled by the DPWM. Once thee pule catch up to each othe, all the output of the SR latch will become zeo, indicating that the ace ha ended. Each time the end of ace condition i detected by the EoR block, a new ignal fo the DPWM i ceated and the ace tat again. It hould be noted that thi contol cheme povide egulation of both the witching feuency and the on-time. IV. EXPERIMENTAL RESULTS Baed on the diagam hown in Figue 1 to 3, an expeimental ytem wa built aound an FPGA ytem. A a powe tage, a buck convete i ued and the contolle i ealized with a Xilinx Spatan-3 FPGA boad. A hown in Fig.1, in both mode, the witching convete i egulated with the ame contolle, coniting of a windowed analog-to-digital convete (ADC), digital compenato and the combined DPWM/DPFM decibed in peviou ection. No extenal clock i needed a in both cae the clock feuency of the ytem i the ame a the witching feuency, eulting in vey low powe conumption in DPFM and fat contol in DPWM. Mode election i pefomed with the extenal mode ignal. A. DPWM Opeation Figue 4 and 5 demontate DPWM opeation of the contolle. Figue 4 how teady-tate opeation. It can be een that the convete opeate at a vey-high contant witching feuency of 6.2 MHz, which i compaable to cutting edge analog integated olution. Figue 5 d DPWM with Boken Ring End of Race pfm-c[t] Fig. 3. All-digital DPFM
4 demontate that the contolle alo exhibit fat tanient epone. B. DPFM Opeation DPFM opeation i illutated with Fig. 6 and 7. Figue 6 demontate opeation of DPFM in open loop. It how how the digital contol ignal, d affect the pulefeuency modulated output. It can be een that the change of d immediately influence the feuency of the pulefeuency modulated ignal. Opeation of the DPFM in cloed loop i hown in Fig. 7. Fom the contol ignal d and output voltage v(t) it can be een that the contolle i able to povide good egulation of the output voltage by changing the feuency of opeation. ae hown in Fig. 8 and thei chaacteitic ae given in Table I. A it can be een the novel achitectue allow opeation at vey-high witching feuencie and ha vey mall powe conumption, compaable to tate of the at analog PFM olution. f w = 6.2 MHz Fig. 6. DPFM opeating in open loop. Ch.1: c(t) DPFM ignal. D0-D4: digital contol wod d Fig. 4: DPWM opeating at 6.2 MHz. Ch.1: egulated output voltage v(t); Ch.2: Gate dive ignal Fig. 7. Cloed loop DPFM opeation. Ch.1: v out(t); D0-D4: Digital contol wod d TABLE I- PARAMETERS OF ON-CHIP IMPLEMENTED DPWM AND DPFM Aea Feuency ange Cuent con. DPFM mm 2 20 khz to 250 khz 3 µa DPWM mm 2 1 MHz to 20 MHz 5 µa/mhz Fig. 5: DPWM load tanient epone. Ch.1: v(t); Ch.2: load tanient contol ignal. C. On-Chip Implementation In addition to the FPGA implementation, the DPWM and the DPFM have alo been implemented on a CMOS 0.18um, a a pat of moe complex low-powe management IC decibed in [16,17]. The layout of the DPWM and DPFM V. CONCLUSION Thi pape intoduce a novel digital achitectue of a DPWM/DPFM contolle fo low-powe dc-dc witching convete. The contolle i all-digital, and it deign can be eaily tanfeed fom one implementation technology to anothe. It alo meet the euiement of vey high feuency of opeation in DPWM mode and vey low powe conumption in the DPFM euied fo low-powe potable and handheld device. Expeimental FPGA pototype demontate opeation at a vey high contant witching
5 feuency of 6.2 MHz, a well a effective voltage egulation in DPFM opeation. Futhemoe, on-chip implementation of thi achitectue veifie ulta-low powe conumption, compaable to tate of the at analog olution. 0 um 1200um 0 um DPWM DPFM Fig. 8. Layout of DPWM and DPFM implemented in a tandad CMOS 0.18um poce REFERENCES [1] D. Monticelli, Sytem appoache to powe management in Poc. IEEE APEC Conf., 2002, Febuay 2002, pp [2] A.Podic and D. Makimovic, Digital PWM Contolle and Cuent Etimato fo a Low-Powe Switching Convete, in Poc. IEEE COMPEL Conf., 2000, pp [3] A.V. Petchev, S.R. Sande, "Digital Lo-Minimizing Multimode Synchonou Buck Convete" in Poc. IEEE PESC'04 Conf., 2004, pp um [4] J. Xiao, A. Petechev, J. Zhang, S.R. Sande, An Ulta Low-Powe Digitally-Contolled Buck Convete IC fo Cellula Phone Application, in Poc. IEEE APEC 04 Conf., 2004, pp [5] E. O'Malley, K. Rinne, A Pogammable Digital Pule Width Modulato Poviding Veatile Pule Patten and Suppoting Switching Feuencie Beyond 15 MHz, in Poc. IEEE APEC 04 Conf., 2004, pp [6] A. Podic, R.W. Eickon and D. Makimovic, Digital Contolle Chip Set Fo Iolated DC-DC Powe Supplie, in Poc. IEEE APEC Conf., 2003, Febuay 2003, pp [7] A.V. Petchev, J. Xiao, and S.R. Sande," Achitectue and IC Implementation of a Digital VRM Contolle," IEEE Tanaction on Powe Electonic, Special Iue on Digital Contol, vol. 18, pp , Januay [8] B. Patella, A. Podic, A. Zige, D. Makimoviæ, High-Feuency digital contolle PWM contolle IC fo DC-DC convete, IEEE Tanaction on Powe Electonic, Special Iue on Digital Contol, vol. 18, pp , Januay [9] A.P. Dancy, R. Amithaajah, and A.P. Chandakaan, High- Efficiency Multiple-Output DC-DC Conveion Fo Low-Voltage Sytem, IEEE Tanaction on VLSI Sytem, vol. 8, pp , June [10] Jinwen Xiao; Petechev, A.V.; Jianhui Zhang; Sande, S.R, A 4uA uiecent-cuent dual-mode digitally contolled buck convete IC fo cellula phone application IEEE Jounal of Solid-State Cicuit, Volume 39, Iue 12, Dec pp [11] Lukic, Z.; Kun Wang; Podic, A, High-feuency digital contolle fo dc-dc convete baed on multi-bit Sigma-Delta pule-width modulation in APEC pp Vol. 1 [12] Miibel-Catala, P.L., PuigVidal, M., Samitie Mati, J., Goyhenetche, P., Xuan-Quan Nguyen, An integated digital PFM DC-DC boot convete fo a powe management application:a RGB backlight LED ytem dive in IECON Nov Page():37-42 vol.1 [13] Data Sheet, TPS 62300, 500-mA, 3-MHz Step-Down Convete, Texa Intument Inc. [14] Data Sheet, MAX 85600, 4 MHz, 500 ma, Step-Down Dc Dc Convete, Maxim. [15] A. Syed, E. Ahmed, D. Makimovic, and E. Alacon, Digital Pule Width Modulato Achitectue, in Poc. IEEE PESC 04 Conf., 2004, pp [16] N. Rahman, K. Wang, A. Paayandeh, and A. Podic, Multimode Digital SMPS Contolle IC fo Low-Powe Management, in Poc. IEEE ISCAS 06, in pe [17] N. Rahman, Smat Digital Contolle IC fo ulta low-powe Switched Mode Powe Supplie,, M.S. thei, Univ. of Toonto, Toonto, ON, Mach 2006
Novel Analytic Technique for PID and PIDA Controller Design. Seul Jung and Richard C. Dorf. Department of Electrical and Computer Engineering
Novel Analytic Technique fo PID and PIDA Contolle Deign Seul Jung and Richad C. Dof Depatment of Electical and Compute Engineeing U niveity of Calif onia; Davi Davi, CA 9566 e-mail:jung@ece.ucdavi.edu,
More informationDesign of composite digital filter with least square method parameter identification
Intenational Jounal of eeach in Engineeing and Science (IJES) ISSN (Online): 3-9364, ISSN (Pint): 3-9356 www.ije.og Volume 3 Iue ǁ Decembe. 5 ǁ PP.-4 Deign of compoite digital filte with leat quae method
More informationRotating Field Voltage Analysis on the Stator and Rotor of the Inverted Rotor Induction Motor
Poceeding of the 6th WSEAS Intenational Confeence on Application of Electical Engineeing, Itanbul, Tukey, May 7-9, 007 17 Rotating Field oltage Analyi on the Stato and Roto of the Inveted Roto Induction
More informationDigital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads
006 IEEE COMPEL Workshop, Rensselaer Polytechnic Institute, Troy, NY, USA, July 6-9, 006 Digital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads Nabeel
More informationSimulation and Analysis of Indirect Field Oriented Control (IFOC) of Three Phase Induction Motor with Various PWM Techniques
ol. 2, ue 2, Aug 2015, SSN 2349-0780 Simulation and Analyi of ndiect Field Oiented Contol (FOC) of Thee Phae nduction Moto with aiou PWM Technique Teja H Panchal 1, Amit N Patel 1, Saga Soniga 2 1,2 Electical
More informationExperimental Prototype of Open-End Stator Winding Induction Machine Fed by Three Phase Inverters
Expeimental Pototype of Open-End Stato Winding Induction Machine Fed by hee Phae Invete SAMI Guizani 1,, ABDELMONOEM Nayli,, FAOUZI Ben Amma 1 IPEIEM, Univeity of El Mana, uniia guizani_ami@yahoo.f Univeity
More information7. Inverter operated induction machines
7. Invete opeated induction machine Souce: Siemen AG, Gemany Dept. of Electical Enegy Conveion Pof. A. Binde 7/1 Invete-fed induction machine Fequency convete (invete) geneate thee-phae voltage ytem with
More informationSliding Mode Control for Half-Wave Zero Current Switching Quasi-Resonant Buck Converter
Sliding Mode Contol fo Half-Wave Zeo Cuent Switching Quasi-Resonant Buck Convete M. Ahmed, Student membe, IEEE, M. Kuisma, P. Silventoinen Abstact This pape focuses on the pactical implementation of sliding
More informationAn Efficient Control Approach for DC-DC Buck-Boost Converter
2016 Published in 4th Intenational Symposium on Innovative Technologies in Engineeing and Science 3-5 Novembe 2016 (ISITES2016 Alanya/Antalya - Tukey) An Efficient Contol Appoach fo DC-DC Buck-Boost Convete
More informationA Multi-hybrid Energy System for Hybrid Electric
Wold Electic Vehicle Jounal Vol. 4 - ISSN 03-6653 - 00 WEVA Page000505 EVS5 Shenzhen, hina, Nov 5-9, 00 A Multi-hybid Enegy Sytem fo Hybid Electic Vehicle Xiaodong Zhang, K. T. hau, and.. han Depatment
More information12th WSEAS International Conference on SYSTEMS, Heraklion, Greece, July 22-24, Feedback Signals Estimation of an Induction Machine Drive
2th WSEAS Intenational Confeence on SYSEMS, Healion, Geece, July 22-24, 28 Feedbac Signal Etimation of an Induction Machine Dive CONSANIN APOSOAIA, ZOAN SZEKEY, and DONAD GRAY Electical and Compute Engineeing
More informationFrequency Separation Actuation Resonance Cancellation for Vibration Suppression Control of Two-Inertia System Using Double Motors
Fequency Sepaation Actuation Reonance Cancellation fo Vibation Suppeion Contol of Two-Inetia Sytem Uing Double Moto enji Inukai, and Hiohi Fujimoto The Univeity of Tokyo ahiwa, Chiba, Japan Email: inukai@hflab.k.u-tokyo.ac.jp,
More informationDesign and Performance Comparison of PI and PID Controllers For Half Bridge DC-DC Converter
International Journal of Advanced Reearch in Electrical and Electronic Engineering Volume: 2 Iue: 1 08-Mar-2014,ISSN_NO: 2321-4775 Deign and Performance Comparion of PI and PID Controller For Half Bridge
More information2) Calibration Method and Example
Calibating Receive Fequency and Soundcad Sampling Rate uing an O-i Standad Fequency Jim Moitz, M0BMU ) Intoduction When uing a yntheied eceive and PC with ound cad with weak-ignal otwae uch a WOLF [http://eenet-homepage.de/dl4yh/wol/index.html],
More informationModeling and Simulation of Reluctance motor using digital computer
ntenational Jounal of Compute Science an Electonic Engineeing (JCSEE) olume, ue (0) SSN 0 408 (Online) Moeling an Simulation of uctance moto uing igital compute Motafa. A. Fellani, an Daw. an E. Abai Abtact
More informationVariable Speed Drive Volumetric Tracking (VSDVT) for Airflow Control in Variable Air Volume (VAV) Systems
EL-HH--5-4 Vaiable peed Dive Volumetic Tacking (VDVT) fo Aiflow Contol in Vaiable Ai Volume (VAV) ytem Mingheng Liu, Ph.D., P. E. Enegy ytem Laboatoy, Univeity of Nebaka-Lincoln ABTRACT An aiflow contol
More informationSelf-Programmable PID Compensator for Digitally Controlled SMPS
6 IEEE COMPEL Workhop, Renelaer Polytechnic Intitute, Troy, NY, USA, July 16-19, 6 Self-Programmable PID Compenator for Digitally Controlled SMPS Zhenyu Zhao and Alekandar Prodi Univerity of Toronto Toronto,
More informationVoltage Stability in Power Network when connected Wind Farm Generators
PEDS009 oltage Stability in Powe Netwok when connected Wind Fam Geneato P. N. Boonchiam Membe, IEEE Electical Engineeing Depatment, Faculty of Engineeing, Rajamangala Uni. of Tech. Thanyabui Pathumthani
More informationLimit-Cycle Based Auto-Tuning System for Digitally Controlled Low-Power SMPS
Limit-Cycle Based Auto-Tuning System for Digitally Controlled Low-Power SMPS Zhenyu Zhao, Huawei Li, A. Feizmohammadi, and A. Prodic Laboratory for Low-Power Management and Integrated SMPS 1 ECE Department,
More informationDesign and Implementation of 4 - QAM VLSI Architecture for OFDM Communication
Design and Implementation of 4 - QAM VLSI Achitectue fo OFDM Communication R. Achitha 1, S. Bhagyalakshmi 2, V. Jaya Suthi 3, D. T. Menakadevi 4 U.G. Students, Depatment of ECE, Adhiyamaan College of Engineeing,
More informationAnalysis and Implementation of LLC Burst Mode for Light Load Efficiency Improvement
Analysis and Implementation of LLC Bust Mode fo Light Load Efficiency Impovement Bin Wang, Xiaoni Xin, Stone Wu, Hongyang Wu, Jianping Ying Delta Powe Electonics Cente 238 Minxia Road, Caolu Industy Zone,
More informationTOTAL LUMINOUS FLUX AND CHROMACITY MEASUREMENT FOR LED LUMINAIRES USING ABSOLUTE INTERATING SPHERE METHOD
TOTAL LUMINOUS FLUX AND CHROMACITY MEASUREMENT FOR LED LUMINAIRES USING ABSOLUTE INTERATING SPHERE METHOD Pan, J. 1, Qian, F. 2, Min, F. 1 and Li, Y. 1 1 EVERFINE PHOTO-E-INFO., CO., LTD.,Hangzhou, China
More informationShort-Circuit Fault Protection Strategy of Parallel Three-phase Inverters
Shot-Cicuit Fault Potection Stategy of Paallel Thee-phase Invetes Hongliang Wang, Membe, IEEE, Xuejun Pei, Membe, IEEE, Yu Chen, Membe, IEEE,Yong Kang College of Electical and Electonics Engineeing Huazhong
More informationDIGITAL controllers that can be fully implemented in
500 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 1, JANUARY 2008 Programmable Analog-to-Digital Converter for Low-Power DC DC SMPS Amir Parayandeh, Student Member, IEEE, and Aleksandar Prodić,
More informationPI and Fuzzy DC Voltage Control For Wind Pumping System using a Self-Excited Induction Generator
PI and Fuzzy DC Voltage Contol Fo Wind Pumping Sytem uing a Self-Excited Induction Geneato Rachid E AKHRIF, Ahmed ABBOU, Mohamed BARARA, Youef MAJDOUB and Noueddine SKIK Electic Engineeing Depatment, The
More informationA New Buck-Boost DC/DC Converter of High Efficiency by Soft Switching Technique
A New Buck-Boost D/D onvete of High Efficiency by Soft Switching Technique Dong-Kul Kwak, Seung-Ho Lee, and Do-Young Jung Pofessional Gaduate School of Disaste Pevention, Kangwon National Univesity, 45-711,
More informationTechniques for Input Ripple Current Cancellation: Classification and Implementation
Techniue fo Input Ripple Cuent Cancellation: Claification and Implementation N.K. Poon J.C.P. Liu C.K. Te and M.. Pong Abtact Switching powe upplie due to thei high-feuency witching opeation daw a ubtantial
More informationPost-Fault Speed Sensor-Less Operation Based on Kalman Filter for a Six-Phase Induction Motor
Pot-Fault Speed Seno-Le Opeation Baed on Kalman Filte fo a Six-Phae Induction Moto Ilam M. Soliman 1, Elhuien A. Mahmoud 2, Ayman S. Abdel-Khalik 3, Huein F. Soliman 4 1 Depatment of MEA-Sytem & Infatuctue,
More informationA Discussion about a Start-up Procedure of a Doubly-Fed Induction Generator System
1 A Dicuion about a Stat-up Pocedue o a Doubly-Fed Induction Geneato Sytem J. L. Da Silva*, R. G. de Oliveia*, S. R Silva*, B. Rabelo** and W. Homann** *Fedeal Univeity O Mina Geai/Electic Engineeing Reeach
More informationDeadband control of doubly-fed induction generator around synchronous speed
Univeity of Wollongong Reeach Online Faculty of Engineeing and Infomation Science - Pape: Pat A Faculty of Engineeing and Infomation Science 26 Deadband contol of doubly-fed induction geneato aound ynchonou
More informationA Novel Algorithm for Blind Adaptive Recognition between 8-PSK and /4-Shifted QPSK Modulated Signals for Software Defined Radio Applications
A ovel Algoithm fo Blind Adaptive Recognition between 8-PSK and /4-Shifted QPSK Modulated Signal fo Softwae Defined Radio Application A. Abaviani, M. Soleimani and V. Tabatabavakili Electical Engineeing
More informationInternational Journal of Advance Engineering and Research Development
Scientific Jounal of Impact Facto SJIF:.7 Intenational Jounal of Advance Engineeing and eeach Development olume, Iue, Novembe -7 e-issn O: 8-7 p-issn P: 8-66 otalk Modeling and Analyi of oupled Inteconnect
More informationTasks of Power Electronics
Power Electronic Sytem Power electronic refer to control and converion of electrical power by power emiconductor device wherein thee device operate a witche. Advent of ilicon-controlled rectifier, abbreviated
More informationCRITICAL VOLTAGE PROXIMITY INDEX INVESTIGATION FOR TRANSMISSION SYSTEMS
anaction on Powe anmiion and Ditibution ISSN: 9-87 Online Publication, June 0 www.pcoglobal.com/gjto.htm P-I3/GJO CRIICL VOLGE PROXIIY INDEX INVESIGION OR RNSISSION SYSES lexi Polycapou, Haan Noui, Dan
More informationPerformance Analysis of Z-Source Inverter Considering Inductor Resistance
Pefomance Analysis of Z-Souce Invete Consideing Inducto Resistance Fatma A. Khea * and Essam Eddin M. Rashad ** Electic Powe and Machines Engineeing Depatment, Faculty of Engineeing, anta Univesity, anta,
More informationSingle-Switch High Power Factor Inverter for Driving Piezoelectric Ceramic Transducer
Single-Switch High Powe Facto Invete fo Diving Piezoelectic Ceamic Tanduce Hung iang Cheng * Chun An Cheng ** Chun Chieh Fang Hau Chen Yen Depatment of Electical Engineeing, Depatment of Electical Engineeing,
More informationISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7
ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders
More informationEffects Over Distribution Feeder of High Penetration Level of WECS Based on Induction Generators
Effect Ove Ditibution Feede of High Penetation Level of WECS Baed on Induction Geneato F. Gonzalez-Longatt, Membe, IEEE, E. Gavoki, M. Boliva Abtact In i pape, imulation on teady tate ove a typical adial
More informationLECTURE 24 INDUCTION MACHINES (1)
ECE 330 POWER CIRCUITS AND ELECTROMECHANICS LECTURE 24 INDUCTION MACHINES (1) Acknowledgment-Thee handout and lectue note given in cla ae baed on mateial fom Pof. Pete Saue ECE 330 lectue note. Some lide
More informationChapter 9 Cascode Stages and Current Mirrors
Chapte 9 Cascode Stages and Cuent Mios 9. Cascode Stage 9. Cuent Mios CH 9 Cascode Stages and Cuent Mios Boosted Output Impedances S O S m out E O E m out g g Bipola Cascode Stage [ g ( )] out m O O O
More informationHIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY
HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY Author: P.D. van Rhyn, Co Author: Prof. H. du T. Mouton Power Electronic Group (PEG) Univerity of the Stellenboch Tel / Fax: 21 88-322 e-mail:
More informationSPEED-SENSORLESS CONTROL STRATEGY FOR MULTI-PHASE INDUCTION GENERATOR IN WIND ENERGY CONVERSION SYSTEMS
Dumni}, B. P., et al.: Speed-Senole Contol Stategy fo Multi-Phae... THERMA SCIENCE: Yea 6, Vol., Suppl., pp. S48-S493 S48 Intoduction SPEED-SENSORESS CONTRO STRATEGY FOR MUTI-PHASE INDUCTION GENERATOR
More informationHigh Efficiency Double-Fed Induction Generator Applied to Wind Power Generator Technical Analyses
Enegy and Powe Engineeing, 011, 3, 53-61 doi:10.436/epe.011.3303 Publihed Online July 011 (http://www.scirp.og/jounal/epe) High Efficiency Double-Fed Induction Geneato Applied to Wind Powe Geneato Technical
More informationANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS
ANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS Aleksandar Radić, S. M. Ahsanuzzaman, Amir Parayandeh, and Aleksandar Prodić
More information/17/$ IEEE
IEEE PEDS 017, Honolulu, USA 1 15 Decembe 017 Enhancing Wiele Powe Tanfe Capability of Inductive Powe Tanfe Sytem Uing Matix Powe Repeate Rong Hua*, Student membe, IEEE, Bo ong, Aiguo Patick Hu, Senio
More informationDigital Controller for High-Frequency Rectifiers with Power Factor Correction Suitable for
Digital Controller for High-Frequency Rectifiers with Power Factor Correction Suitable for On-Chip Implementation Aleksandar Prodic Laboratory for Low-Power Management and Integrated SMPS ECE Department-
More informationECEN326: Electronic Circuits Fall 2017
ECEN36: Electonic Cicuits Fall 07 Lectue 4: Cascode Stages and Cuent Mios Sam Palemo Analog & Mixed-Signal Cente Texas A&M Univesity Announcements HW3 due 0/4 Exam 0/9 9:0-0:0 (0 exta minutes) Closed book
More informationChapter Introduction
Chapter-6 Performance Analyi of Cuk Converter uing Optimal Controller 6.1 Introduction In thi chapter two control trategie Proportional Integral controller and Linear Quadratic Regulator for a non-iolated
More informationRED W 1000mA LED Driver Design Report
ed i RED2422 40W 1000mA LED Dive Deign Repot Low-cot Flicke-fee CC LED dive Efficiency 90.7% High Powe Facto >0.9 1.0A 32-40V output Low EMI no CM choke Optimized fo COB/Panel No CM Choke Single Stage
More informationAnalysis of the optimized low-nonlinearity lateral effect sensing detector
Jounal of hysics: Confeence Seies Analysis of the optimized low-nonlineaity lateal effect sensing detecto To cite this aticle: Saeed Olyaee et al J. hys.: Conf. Se. 76 4 Related content - Neual netwok
More informationModeling and Simulation of a Boost DC/AC Inverter fed Induction Motor Drive
oeling an Simulation of a Boot DC/AC Inete fe Inuction oto Die Tolga Sügeil Douz Eylül Unieity, Faculty of Engineeing, Depatment of Electical & Electonic Engineeing, Kaynala Campu 560, Buca, Izmi, Tuey
More informationCHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER
16 CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER 2.1 INTRODUCTION Indutrial application have created a greater demand for the accurate dynamic control of motor. The control of DC machine are
More informationWireless Communication (Subject Code: 7EC3)
COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes Wieless Communication (Subject Code: 7EC3) Pepaed By: LOKESH KUMAR ARYA Class: B. Tech. IV Yea, VII
More informationLab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018
EE314 Sytem Spring Semeter 2018 College of Engineering Prof. C.R. Tolle South Dakota School of Mine & Technology Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018 In a prior lab, we et up the baic hardware
More informationMaximum Likelihood Detection for Detect-and-Forward Relay Channels
Int. J. Communication, Netwok and Sytem Science,, 4, 88-97 doi:.436/ijcn..4 Publihed Online Febuay (http://www.scirp.og/jounal/ijcn) Maximum Likelihood Detection fo Detect-and-Fowa Relay Channel Abtact
More informationPower Electronics Laboratory. THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunications
.0 Objective THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunication ELEC464 Experiment : C-C Step-own (Buck) Converter Thi experiment introduce you to a C-C tep-down (buck)
More informationDesign of A Circularly Polarized E-shaped Patch Antenna with Enhanced Bandwidth for 2.4 GHz WLAN Applications
VNU Jounal of Science: Comp. Science & Com. Eng., Vol. 31, No. 2 (2015) 1-7 Design of A Ciculaly Polaized E-shaped Patch Antenna with Enhanced Bandwidth fo 2.4 GHz WLAN Applications Hong Van Tam 1, Luong
More informationAUTO-TUNED MINIMUM-DEVIATION DIGITAL CONTROLLER FOR LLC RESONANT CONVERTERS
AUTO-TUNED MINIMUM-DEVIATION DIGITAL CONTROLLER FOR LLC RESONANT CONVERTERS by SeyedehMayam SeyedAmouzandeh A thesis submitted in confomity with the equiements fo the degee of Maste of Applied Science
More information4. Space-Time Block Coding
. Space-Time Block Coding. Intoduction. Delay Diveity Scheme. Alamouti Space-Time Code. Space-Time Block Code.5 Decoding of STBC.6 Simulation Reult.7 Impefect Channel Etimation: A Pefomance Analyi.8 Effect
More informationDigital Simulation of FM-ZCS-Quasi Resonant Converter Fed DD Servo Drive Using Matlab Simulink
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 6, No. 2, Novembe 2009, 227-237 UDK: 621.314.1:621.376 Digital Simulation of FM-ZCS-Quasi Resonant Convete Fed DD Sevo Dive Using Matlab Simulink Kattamui
More informationDiscussion #7 Example Problem This problem illustrates how Fourier series are helpful tools for analyzing electronic circuits. Often in electronic
Discussion #7 Example Poblem This poblem illustates how Fouie seies ae helpful tools fo analyzing electonic cicuits. Often in electonic cicuits we need sinusoids of vaious fequencies But we may aleady
More informationConstant Switching Frequency Self-Oscillating Controlled Class-D Amplifiers
http://dx.doi.org/.5755/j.eee..6.773 ELEKTRONIKA IR ELEKTROTECHNIKA, ISSN 39 5, OL., NO. 6, 4 Contant Switching Frequency Self-Ocillating Controlled Cla-D Amplifier K. Nguyen-Duy, A. Knott, M. A. E. Anderen
More informationFuzzy-based Direct Power Control of Doubly Fed Induction Generator-based Wind Energy Conversion Systems
nd Intenational econfeence on Compute and Knowledge Engineeing (ICCKE), Octobe 8-9, Fuzzy-baed Diect Powe Contol of Doubly Fed Induction Geneato-baed Wind Enegy Conveion Sytem Mohammad Pichan, Haan Ratega
More informationSpeed Control of Switched Reluctance Motor Fed by PV System Using Ant Colony Optimization Algorithm A. S. Oshaba 1, E. S. Ali 2 and S. M.
Speed Contol of Switched Reluctance Moto Fed by PV Sytem Uing Ant Colony Optimization Algoithm A. S. Ohaba 1, E. S. Ali 2 and S. M. Abd Elazim 3 1 Reeach Intitute, Powe Electonic and Enegy Conveion, NRC
More informationDesign of an LLC Resonant Converter Using Genetic Algorithm
Design of an LLC Resonant Convete Using Genetic Algoithm H. H. Nien, C. K. Huang, S. K. Changchien, C. H Chan Dept. of Electical Engineeing, Chienkuo Technology Univesity E-mail: nien@ctu.edu.tw Dept,
More informationHIGH PERFORMANCE CONTROLLERS FOR SPEED AND POSITION INDUCTION MOTOR DRIVE USING NEW REACHING LAW
Intenational Jounal of Intumentation and Contol ytem (IJIC) Vol., No., Octobe HIGH PERFORMANCE CONTROLLER FOR PEED AND POITION INDUCTION MOTOR DRIVE UING NEW REACHING LAW alah Eddine Rezgui, Hocine Benalla
More informationAnalysis. Control of a dierential-wheeled robot. Part I. 1 Dierential Wheeled Robots. Ond ej Stan k
Control of a dierential-wheeled robot Ond ej Stan k 2013-07-17 www.otan.cz SRH Hochchule Heidelberg, Mater IT, Advanced Control Engineering project Abtract Thi project for the Advanced Control Engineering
More informationBidirectional Contactless Power Transfer System Expandable from Unidirectional System
Bidiectional Contactless Powe Tansfe ystem Epandable fom Unidiectional ystem oichio Naadachi*, higeu Mochizui*, ho aaino*, Yasuyoshi Kaneo*, higeu Abe*, Tomio Yasuda** *aitama Univesity, aitama, Japan
More information(2) The resonant inductor current i Lr can be defined as, II. PROPOSED CONVERTER
A High Powe Density Soft Switching Bidiectional Convete Using Unified Resonant Cicuit Ratil H Ashique, Zainal Salam, Mohd Junaidi Abdul Aziz Depatment of Electical Engineeing, Univesity Technology Malaysia,
More informationFrequency Calibration of A/D Converter in Software GPS Receivers
Frequency Calibration of A/D Converter in Software GPS Receiver L. L. Liou, D. M. Lin, J. B. Tui J. Schamu Senor Directorate Air Force Reearch Laboratory Abtract--- Thi paper preent a oftware-baed method
More informationDirect Torque Control of Induction Motor Based on Space Vector Modulation Using a Fuzzy Logic Speed Controller
Volume 54, Numbe, 013 139 Diect Toque Contol of Induction Moto Baed on Space Vecto Modulation Uing a Fuzzy Logic Speed Contolle Abdeelem CHIKHI ABSTRACT - In the pape, the popoed diect toque contol uing
More informationSupplementary Figures
Supplementay Figue Supplementay Figue 1 Optical etup chematic diagam. See Supplementay Method fo detailed deciption. Supplementay Figue 2 lectical ignal flow diagam. A function geneato (AFG1) geneate two
More informationA Flyback Converter Fed Multilevel Inverter for AC Drives
2016 IJRET olume 2 Iue 4 Print IN: 2395-1990 Online IN : 2394-4099 Themed ection: Engineering and Technology A Flyback Converter Fed Multilevel Inverter for AC Drive ABTRACT Teenu Joe*, reepriya R EEE
More informationController Design of Discrete Systems by Order Reduction Technique Employing Differential Evolution Optimization Algorithm
Contolle Design of Discete Systems by Ode Reduction Technique Employing Diffeential Evolution Optimization Algoithm J. S. Yadav, N. P. Patida, and J. Singhai Abstact One of the main objectives of ode eduction
More informationFeasibility of a triple mode, low SAR material coated antenna for mobile handsets
Loughboough Univesity Institutional Repositoy Feasibility of a tiple mode, low SAR mateial coated antenna fo mobile handsets This item was submitted to Loughboough Univesity's Institutional Repositoy by
More informationTHE UNIVERSITY OF NEW SOUTH WALES. School of Electrical Engineering & Telecommunications
THE UNIESITY OF NEW SOUTH WAES School of Electical Engineeing & Telecommunications EE97 POWE EETONIS FO ENEWABE AND DISTIBUTED GENEATION EXAMINATION Session (Supplementay Exam) TIME AOWED: 3 hous TOTA
More informationConverter IC for Cellular Phone. Mode Digitally-Controlled Buck. A 4 µa-quiescent-current Dual- Applications. Jianhui Zhang Prof.
A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications Jinwen Xiao Angel Peterchev Jianhui Zhang Prof. Seth Sanders Power Electronics Group Dept. of
More informationImage Enhancement. To process an image so that output is visually better than the input, for a specific application.
Image Enhancement To poce an image o that output i viually bette than the input, fo a pecific application. Enhancement i theefoe, vey much dependent on the paticula poblem/image at hand. Enhancement can
More informationAn Ultra Low Power Segmented Digital-to-Analog Converter
An Ulta Low Powe Segmented Digital-to-Analog onvete Manoj Kuma Univesity Institute of Engineeing and Technology, Mahashi Dayanand Univesity, Rohtak-4, Hayana, India. Raj Kuma Pofesso and Diecto, Mata Raj
More informationControl Method for DC-DC Boost Converter Based on Inductor Current
From the electedwork of nnovative Reearch Publication RP ndia Winter November 1, 15 Control Method for C-C Boot Converter Baed on nductor Current an Bao Chau Available at: http://work.bepre.com/irpindia/46/
More informationLow-Complexity Time-Domain SNR Estimation for OFDM Systems
Low-Complexity Time-Domain SR Estimation fo OFDM Systems A. jaz, A.B. Awoseyila and B.G. Evans A low-complexity SR estimation algoithm fo OFDM systems in fequency-selective fading channels is poposed.
More informationOptimal Design of Smart Mobile Terminal Antennas for Wireless Communication and Computing Systems
Optimal Design of Smat Mobile Teminal Antennas fo Wieless Communication and Computing Systems Autho Lu, Junwei, Yang, Shiyou Published 2007 Confeence Title 2007 4th Intenational Symposium on Electomagnetic
More informationAnalysis of influence of the ionosphere onto GNSS positioning. WP 4.4 Real Time positioning related issues
WP 4.4 Real Time poitioning elated iue Kinga Wezka (ESR8) Techniche Univeitat Belin Depatment fo Geodey and Geoinfomation Science Nottingham 20-21. Mach, 2012 Intoduction abolute poitioning elative poitioning
More informationDESIGN OF A ROBUST LINEAR CONTROLLER FOR PROPER TRACKING IN FREQUENCY DOMAIN
4 th ITERATIOAL SYMPOSIUM on POWER ELECTROICS - Ee 27 XIV Međunaodni impozijum Enegeta eletonia Ee 27 OVI SAD, REPUBLIC OF SERBIA, ovembe 7 th - 9 th, 27 DESIG OF A ROBUST LIEAR COTROLLER FOR PROPER TRACKIG
More informationQAM CARRIER TRACKING FOR SOFTWARE DEFINED RADIO
QAM CARRIER TRACKING FOR SOFTWARE DEFINED RADIO M Jame D. Scheude (Scheude Engineeing, Sydney, NSW, Autalia; jame.cheude@cheude.com.au) ABSTRACT Thi pape invetigate Quadatue Amplitude Modulation (QAM)
More informationDevelopment of a New Duct Leakage Test: Delta Q
LBNL 47308 Development of a New Duct Leakage Tet: Delta Q Walke, I.S., Sheman, M.H., Wempen, J., Wang, D., McWilliam, J.A., and Dickehoff, D.J. Enegy efomance of Building Goup Lawence Bekeley National
More informationA Novel Resonant LLC Soft-Switching Inverting-Buck Converter
Novel Resonant LLC Soft-Switching Inveting-Buck Convete Masoud Jabbai, Nahid Hematian Najafabadi, Ghazanfa Shahgholian, Mehdi Mahdavian Electical Engineeing Depatment, Najafabad Banch, Islamic zad Univesity,
More informationOn Implementation Possibilities of High-Voltage IGBTs in Resonant Converters
On Implementation Possibilities of High-Voltage IGBTs in Resonant Convetes Andei Blinov and Dmiti Vinnikov Tallinn Univesity of Technology, Ehitajate tee 5, 986 Tallinn, Estonia Abstact. The conventional
More informationREPORT ITU-R SA Means of calculating low-orbit satellite visibility statistics
Rep. ITU-R SA.066 1 REPORT ITU-R SA.066 Mean of calculating low-obit atellite viibility tatitic (006) CONTENTS 1 Intoduction... Page Pecentage of time and maximum duation fo a low-obiting pacecaft occupying
More informationDigital PWM IC Control Technology and Issues
Digital PWM IC Control Technology and Issues Prof. Seth R. Sanders (sanders@eecs.berkeley.edu) Angel V. Peterchev Jinwen Xiao Jianhui Zhang EECS Department University of California, Berkeley Digital Control
More informationABSTRACTT FFT FFT-' Proc. of SPIE Vol U-1
Phase econstuction stategies in phase-locking system based on multi-apetue wave font sensos P.A. Semenov, S.D. Pol skikh Shvabe-Reseach, Moscow, Russian Fedeation; e-mail: pite@bk.u ABSTRACTT System of
More informationMechatronics Laboratory Assignment 5 Motor Control and Straight-Line Robot Driving
Mechatronic Laboratory Aignment 5 Motor Control and Straight-Line Robot Driving Recommended Due Date: By your lab time the week of March 5 th Poible Point: If checked off before your lab time the week
More informationA 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications
A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications Jinwen Xiao Angel Peterchev Jianhui Zhang Prof. Seth Sanders Power Electronics Group Dept. of
More informationGemini. The errors from the servo system are considered as the superposition of three things:
Gemini Mount Control Sytem Report Prediction Of Servo Error Uing Simulink Model Gemini 9 July 1996 MCSJDW (Iue 3) - Decribe the proce of etimating the performance of the main axi ervo uing the non-linear
More informationSpeed regulator and hysteresis based on artificial intelligence techniques of three-level DTC with 24 sectors for induction machine
Revue de Enegie Renouvelable Vol. 2 N 2 (217) 231-242 Speed egulato and hyteei baed on atificial intelligence technique of thee-level DTC with 24 ecto fo induction machine H. Benbouhenni 1* and R. Taleb
More informationPrevious lecture. Lecture 5 Control of DVD reader. TheDVD-reader tracking problem. Can you see the laser spot?
Lecture 5 Control of DVD reader Previou lecture Focu control Radial control (Track following) Lecture 4: Specification in frequency domain Loop haping deign Problem formulation Modeling Specification Focu
More informationStatement of Works Data Template Version: 4.0 Date:
Statement of Woks Data Template Vesion: 4.0 Date: 16.08.17 This Statement of Woks (SoW) Data Template is to be completed by Distibution Netwok Opeatos (DNOs) in ode to povide National Gid the equied data
More informationEfficient Power Control for Broadcast in Wireless Communication Systems
Efficient Powe Contol fo Boadcast in Wieless Communication Systems A. T. Chonopoulos Compute Science Depatment Univesity of Texas at San Antonio San Antonio, TX Email:atc@cs.utsa.edu P. Cotae Depatment
More informationFigure Geometry for Computing the Antenna Parameters.
Spheical Coodinate Systems Definitions Figue 1.2.1 Geomety fo Computing the Antenna Paametes. Antenna Radiation Patten: The distibution of adiated enegy fom an antenna ove a suface of constant adius centeed
More informationAutomatic Voltage Regulator with Series Compensation
Automatic Voltage Regulator with Serie Compenation 1 Neethu Sajeev, 2 Najeena K S, 3 Abal Nabi 1 M.Tech Student, 2, 3 Aitant Proffeor, Electrical and Electronic Dept ILAHIA College of Engineering and Technology
More information