Design of an 8 bit differential paired efuse OTP memory IP reducing sensing resistance
|
|
- Cornelia Matthews
- 5 years ago
- Views:
Transcription
1 J. Cent. South Univ. (2012) 19: DOI: /s Design of an 8 bit differential paired efuse OTP memory IP reducing sensing resistance JANG Ji Hye, JIN Li yan( 金丽妍 ), JEON Hwang Gon, KIM Kwang Il, HA Pan Bong, KIM Young Hee Department of Electronic Engineering, Changwon National University, 9 Sarim Dong, Changwon , Korea Central South University Press and Springer Verlag Berlin Heidelberg 2012 Abstract: For the conventional single ended efuse cell, sensing failures can occur due to a variation of a post program efuse resistance during the data retention time and a relatively high program resistance of several kilo ohms. A differential paired efuse cell is designed which is about half the size smaller in sensing resistance of a programmed efuse link than the conventional single ended efuse cell. Also, a sensing circuit of sense amplifier is proposed, based on D flip flop structure to implement a simple sensing circuit. Furthermore, a sensing margin test circuit is proposed with variable pull up loads out of consideration for resistance variation of a programmed efuse. When an 8 bit efuse OTP IP is designed with 0.18 µm standard CMOS logic of TSMC, the layout dimensions are µm µm. All the chips function successfully when 20 test chips are tested with a program voltage of 4.2 V. Key words: efuse; differential paired efuse cell; one time programmable memory; sensing resistance; D flip flop based sense amplifier 1 Introduction In general, program memories used for PMICs (Power management ICs), LCD display ICs, and CMOS image sensors are OTP (One time programmable) memories since they can be designed based on a logic process of efuse or antifuse type which does not require any additional processes [1 2]. The OTP memory of antifuse type is programmed by shortening electrically from the breakdown mechanism when a high voltage is applied to a MOS transistor with a thin gate oxide [3 4]. The OTP cell of antifuse type requires a comparatively elaborate sensing circuit [5 6] since its post program resistance becomes several mega ohms. In contrast, the OTP memory of efuse type is programmed by flowing an over current through the efuse [7 8]. The preprogram resistance of the efuse cell is Ω and the post program resistance is more than several kilo ohms. Thus, the efuse is programmed into either a conductive state or highly resistive state [9 10]. Generally, the efuse type OTP memory is applied to performing analog trimming as a small density memory [11 12]. An efuse OTP cell is classified into a single port efuse cell [13 14] and a dual port efuse cell [15]. The single port efuse cell shares its read and write ports, has the program resistance of several kilo ohms, and adopts an analog sensing scheme. In contrast, the dual port efuse cell has separated read and write ports and has the program resistance of several ten kilo ohms since it uses a NMOS transistor with large channel width to flow a large programming current. The peripheral circuit is simple since a digital sensing scheme can be adopted. A dual port efuse cell consists of an efuse link, a program NMOS transistor with large channel width that can flow a large programming current, and a read NMOS transistor with small channel width that can reduce a read current in the read mode [2]. For the efuse cell, sensing failures occur since the resistance of a programmed efuse link can vary during the data retention time and hence the post program efuse resistance decreases. Also, sensing failures can occur and yield can drop for some efuse OTP memory of which the program resistance is about several kilo ohms. In this work, a proposed differential paired efuse cell is described, which can reduce sensing resistance of a programmed efuse link. In addition, a simpler sensing circuit of D flip flop structure is described. Finally, a sensing margin test circuit with a variable pull up load is also described out of consideration for resistance variations of programmed efuse. An 8 bit efuse OTP memory IP is designed with 0.18 µm generic CMOS process of TSMC. 2 Circuit design The trends in the development of an efuse OTP cell are summarized in Table 1. The capacities of recently published OTP memory IPs are in the range of Received date: ; Accepted date: Corresponding author: KIM Young Hee, Professor, PhD; Tel: ; E mail: youngkim@changwon.ac.kr
2 J. Cent. South Univ. (2012) 19: Table 1 Trends in development of efuse OTP cell Ref. Process/ Cell Cell circuit size/ nm μm 2 Memory density/ bit Sensing scheme [13] Analog [14] Analog [15] Digital kbit [13 15]. For the conventional single ended efuse cell, sensing failures can occur due to a variation of a post program efuse resistance during the data retention time and a relatively high program resistance of several kilo ohms. Figure 1 shows a simplified circuit of an efuse OTP memory using a proposed differential paired efuse OTP cell, which consists of a differential paired efuse cell circuit, high impedance pull up loads, and a differential amplifier. The layout size of the efuse OTP cell is µm µm. The width and length of the efuse cell are 0.35 µm and 2.1 µm, respectively. The proposed differential paired efuse cell is made by connecting conventional dual port efuse cells in pair. The left circuit (efuse1, MN1 and MN2) of the proposed efuse cell stores its program datum and the right one (efuse2, MN3 and MN4) does its complementary program datum. MN1 and MN3 are program transistors. MN2 and MN4 are read transistors. FSOURCE receives an external supply voltage of 4.2 V directly and flows an over current in the program mode. The efuse1 is blown by an over current through the efuse1 and MN1 since PD (Program data) and PDb (Program data bar) are applied with 4.2 V and 0 V in the case that the program datum of a differential paired efuse cell is 1. The efuse2 is not blown since MN2 is in the off state. In addition, the efuse2 is blown since MN1 is in the off state and MN3 is in the on state in the case that the program datum is 0. In the read mode, BL and BLb are pulled up to VDD by high impedance pull up loads and then the BL of the blown efuse link keeps VDD and the BL of the non blown efuse drops to 0 V if NMOS transistors (MN2 and MN4) are selected by RWL (Read word line) signal. If the voltages are developed on BL and BLb like Fig. 1 Simplified circuit of efuse OTP memory using differential paired efuse OTP cell this, the differential amplifier senses the differential voltage V BL (=V BL V BLb ) between the two voltages. DOUT is VDD in the case that the efuse1 is blown and DOUT is 0 V in the case that the efuse2 is blown. Table 2 gives major specifications of the designed 8 bit efuse OTP memory IP using differential paired efuse cells. The 8 bit OTP memory has a cell array of 1 row 8 columns and has logic supply voltage of VDD (=1.8 V) and an external program voltage of FSOURCE (=4.2 V). There are program and read modes as operation modes. Since the programming current per bit for the efuse OTP memory IP is about 30 ma, it is impossible to program byte by byte. Thus, programming is done bitwise as shown in Table 2. Reading is done byte by byte. The programming voltage and time are 4.2 V and 200 µs, respectively. Table 2 Major specifications of 8 bit efuse OTP memory IP using differential paired efuse Item Process OTP cell array size Fuse type Main feature TSMC 0.18 μm generic process 1 row 8 columns Poly fuse (Co silicide) Supply (VDD)/V (1.8±10)% FSOURCE voltage/v 4.2 Temperature range/ C C Operating mode Program bit/read bit Program//read 1/8 (Separate I/O) Program time/μs 20 As shown in Fig. 2, an 8 bit efuse OTP IP consists of an efuse OTP cell array of 1 row 8 columns, a column decoder selecting the corresponding column bits by decoding A[2:0], a PD (Program data) driver circuit
3 170 driving the selected program data to the OTP cells, a BL S/A (Bit line sense amplifier) sensing and outputting the BL datum to the DOUT port, and a control logic that supplies internal control signals which are suitable for both the program and read modes with the control signals (RD, PGM, TM_EN). The BL S/A senses and outputs a datum coming out from BL[7:0] according to the programmed states to DOUT[7:0] digitally in the read mode. The functional test read mode and the normal read mode are classified by TM_EN (Test mode enable) signal. Fig. 2 Block diagram of 8 bit efuse OTP IP Figure 3 shows a cell array circuit of 1 row 8 columns using differential paired efuse cells. There is RWL signal in the row direction, and there are BL[7:0], BLb[7:0], PD[7:0] and PDb[7:0] signals in the column direction. Also, there are FSOURCE and VSS as powers. Fig. 3 Cell array of 1 row 8 columns J. Cent. South Univ. (2012) 19: Table 3 gives bias voltage conditions for various operation modes of each OTP cell node. Since RWL keeps at 0 V in the program mode, a read NMOS transistor turns off. PD and PDb of the non selected cell by A[2:0] keep at 0 V. On the other hand, PD and PDb of the selected cell drive 0 V and 4.2 V in the case that DIN is 0, and 4.2 V and 0 V in the case that DIN is 1. In the program mode, the efuse connected to BLb of the selected cell is blown in the case that DIN is 0 and the efuse connected to BL is blown in the case that DIN is 1. FSOURCE voltage is forced to be 4.2 V in the program mode. On the other hand, the program transistor turns off since PD and PDb keep at 0 V. FSOURCE stays in the floating state but is biased to 0 V circuitally. BL and BLb are pulled up to VDD by the high impedance pull up loads, and BL and BLb of the programmed cell with 0 are 0 V and VDD and those of the programmed cell with 1 are VDD and 0 V by RWL signal. Figure 4 shows a layout image of a differential paired efuse OTP memory cell. The layout dimensions of the OTP cell are µm µm. The width and length of an efuse link are 0.35 µm and 2.1 µm, respectively, as shown in Fig. 4. Since COL_SEL is 0 V for non selected cells by decoding A[2:0] in the program mode, the output signals of a PD driver, PD and PDb, keep at 0 V. On the other hand, PD and PDb drive 0 V and VPP in the case that DIN is 0, and VPP and 0 V in the case that DIN is 1 since COL_SEL is VDD for selected cells. An internal program voltage, VPP, is 4.2 V in the program mode. PD[7:0] and PDb[7:0] signals drive 0 V independently of DIN and COL_SEL signals since IPGMb (Internal program bar) keeps VDD in the read mode. VDD_PD signal protects the VDD to VPP level translator circuit in Fig. 5 from flowing a short circuit current from the level translator before VDD is generated from the voltage regulator [2]. VPP switches to a higher supply between VDD and FSOURCE. Figure 6 shows is a BL pull up load circuit which precharges BL and BLb to VSS by PRECHARGE signal Table 3 Bias voltage conditions for various operation modes of each OTP cell node Program mode Signal Unselected cell Selected cell Read mode DIN RWL VDD VDD PD/V PDb/V FSOURCE/V Floating Floating BL Floating Floating Floating Floating 0 VDD BLb Floating Floating Floating Floating VDD 0
4 J. Cent. South Univ. (2012) 19: Fig. 4 Layout image of designed OTP cell Fig. 5 PD driver circuit efuse keeps at VSS. In the case of reading a nonprogrammed efuse cell, a BL precharging voltage, VDD, discharges to 0 V through the read NMOS transistor and the efuse link. At this moment, the efuse can be blown by the EM (Electro migration) phenomenon since a high density current flows the efuse link with narrow width. But we use a scheme of precharging a BL pair to VSS to reduce a read current through a non programmed cell in this work. Thus, we can reduce a read current through a non programmed efuse. In general, sensing failures can occur when the resistance of an efuse link decreases during the data retention time for an efuse OTP memory cell. Thus, a sensing margin test circuit is proposed with a variable pull up load out of consideration for resistance variation of a programmed efuse. The variable pull up load can vary the impedance of the pull up load in the BL charging circuit used in the functional test read and normal read modes. Among pull up transistors in Fig. 6, MP3 and MP4 are used only for a functional test of the chip, and MP1 and MP2 are in the off state. In the test read mode, the differential input voltage of the differential amplifier decreases and a sensible efuse resistance is larger than that in the normal read mode. Thus, the difference of the sensible efuse resistances between in the functional test read mode and in the normal read mode is a marginal resistance during the data retention time. Figure 7 shows a BL S/A circuit based on D flip flop which senses and latches the differential input voltage. The BL S/A is a negative edge triggered D flip flop. While SAENb is high, N1 and N2 nodes keep high, and the SR latch circuit latches the previous state datum. When SAENb is activated from high to low, BL and BLb are sensed and then the read data are transferred to the DOUT port. Fig. 6 BL pull up load circuit in the normal read mode. When RWL signal of an OTP cell is activated to VDD, BL and BLb are pulled up to VDD by pull up load transistors with large channel width (MP1 and MP2) while BL_LOADb signal is 0 V. At this moment, pull up transistors with small channel width (MP3 and MP4) for the test read mode are in the off state. All the pull up load transistors in Fig. 6 are designed to stay in the high impedance state. Since the impedances of the pull up transistors are large, the bit line connected to a programmed efuse is pulled up to VDD while the bit line connected to a non programmed Fig. 7 BL S/A circuit based on D flip flop circuit Figure 8 shows a layout image of an 8 bit efuse OTP IP. The layout dimensions of designed 8 bit efuse OTP IP with 0.18 µm generic process of TSMC are µm µm (= mm 2 ).
5 172 J. Cent. South Univ. (2012) 19: activated to be low, and the read data of BL and BLb are latched into the D flip flop and output to the DOUT port. The access time is 139 ns in the read mode. As shown in Fig. 10(b) in the program mode, non selected PD and PDb are all 0 V, and selected PD and PDb are 4.2 V and 0 V when DIN is 1. Fig. 8 Layout image of 8 bit efuse OTP IP 3 Simulation and measurement results Figure 9 shows a simulation result of BL sensing voltage with respect to post program efuse resistance according to the two read modes. Sensing resistances are 5.05 kω in the test mode and 1.58 kω in the normal mode when the sensing voltage of the BL S/A circuit is about 100 mv. Thus, we secure a margin of the resistance variation of programmed efuse during the data retention time. Also, program yield increases since the efuse sensing resistance of the differential paired efuse OTP memory is several kilo ohms compared with several ten kilo ohms of the dual port efuse OTP memory. Furthermore, the circuit of the differential paired efuse OTP memory is simplified since the BL S/A circuit does not require the reference voltage generator compared with the single port efuse OTP memory. Fig. 9 Simulation results of BL sensed voltages with respect to post program efuse resistances according to read modes Figure 10 shows simulation results in the normal read mode and in the program mode. At first, BL and BLb are precharged by PRECHARGE signal in the normal read mode. If RWL signal is activated to VDD, the read transistor of the efuse OTP cell turns on. Then, the read data are transferred to BL and BLb while BL_LOADb signal is 0 V. If small signal voltages are developed on BL and BLb sufficiently, SAENb is Fig. 10 Simulation results: (a) In normal read mode; (b) In program mode Figure 11 shows a DOUT waveform of an efuse OTP IP according to function modes of a test chip. The DOUT functions normally for both a programmed cell with 0 and a programmed cell with 1. Also, all the chips function successfully when 20 test chips are tested with a program voltage of 4.2 V.
6 J. Cent. South Univ. (2012) 19: Fig. 11 Measured DOUT waveform of efuse OTP IP according to function modes 4 Conclusions 1) A differential paired efuse cell is proposed with about half the size smaller in sensing resistance of a programmed efuse link than the conventional singleended efuse cell. 2) A sensing circuit of sense amplifier based on D flip flop structure is proposed to implement a simple sensing circuit. 3) A sensing margin test circuit is proposed with variable pull up loads out of consideration for resistance variations of programmed efuse. Sensing can be done normally although the sensed resistance of a programmed efuse in the normal mode is lower by about 3.5 kω than that in the test mode since the sensed voltage in the normal mode is higher than that in the test mode for the programmed efuse. 4) An 8 bit efuse OTP memory IP is designed with 0.18 µm standard CMOS process of TSMC. All the chips function successfully when 20 test chips are tested with a program voltage of 4.2 V. Acknowledgement This work is sponsored by ETRI System Semiconductor Industry Promotion Center, Human Resource Development Project for SoC Convergence, Korea. References [1] CHA H K, YUN I H, KIM B J, SO B C, CHUN K H, NAM I K, LEE K. A 32 KB standard CMOS antifuse one time programmable rom embedded in a 16 bit microcontroller [J]. IEEE Journal of Solid State Circuit, 2006, 41(9): [2] KULKARNI S H. High density 3 D metal fuse PROM featuring 1.37 µm 2 1T1R bit cell in 32nm high k metal gate CMOS technology [C]// Symposium on VLSI Circuits. USA: IEEE Press, 2009: [3] MATSUFUJI K, NAMEKAWA T, NAKANO H, ITO H, WADA O, OTSUKA N. A 65 nm pure CMOS one time programmable memory using a two port antifuse cell implemented in a matrix structure [C]// Proceedings of IEEE Asian Solid State Circuit Conference. Jeju: 2007: [4] LI Long zhen, KIM T H, SHIM O Y, PARK M H, HA P B, KIM Y H. Design of synchronous 256 bit OTP memory [J]. KIMICS of Semiconductors and Communications, 2008, 12(7): [5] CHOI J S, WEE J K, CHO H Y, KIM P J, OH J K, LEE C H, CHUNG J Y, KIM S C, YANG W. Antifuse EPROM circuit for field programmable DRAM [C]// Proceedings of IEEE International Solid State Circuits Conference. San Francisco, 2000: [6] BARSATAN R, MAN T Y, CHAN M S. A zero mask one time programmable memory array for RFID applications [C]// Proceedings of IEEE International Symposium on Circuits and Systems. Island of Kos, 2006: [7] ALAVI M, BOHR M, HICKS J, DENHAM M, CASSENS A, DOUGLAS D, TSAI M C. A PROM element based on silicide agglomeration of poly fuses in a CMOS logic process [C]// Proceedings of IEEE Electron Devices Meeting. Washington, 1997: [8] FELLNER J, BOESMUELLER P, REITER H. Lifetime study for a poly fuse in a 0.35 µm polycide CMOS process [C]// Proceedings of IEEE the 43rd Annual International Reliability Physics Symposium. San Jose, 2005: [9] FELLNER J, PREMSTAETTEN S. A one time programming cell using more than two resistance levels of a polyfuse [C]// Proceedings of IEEE Custom Integrated Circuits Conference. San Jose, 2005: [10] SAFRAN J, LESLIE A, FREDEMAN G, KOTHANDARAMAN C, CESTERO A, CHEN X, RAJEEVAKUMAR R, KIM D K, LI yanzun, MOY D, ROBSON N, KIRIHATA T, IYER S. A compact efuse programmable array memory for SOI CMOS [C]// Proceedings of Symposium on VLSI Circuits. Kyoto, 2007: [11] ELODIE E, BRUNO A, PHILIPPE C, PATRICE W. Review of fuse and antifuse solutions for advanced standard CMOS technologies [J]. Microelectronics Journal, 2009, 40(12): [12] KPTHANDARAMAN C, IYER S K, IYER S S. Electrically programmable fuse (efuse) using electromigration in silicides [J]. IEEE Electron Device Letters, 2002, 23(9): [13] ROBSON N, SAFRAN J, KOTHANDARAMAN, CESTERO A, CHEN X, RAJEEVAKUMAR, LESLIE A, MOY D, KINHATA T, IYER S. Electrically Programmable Fuse (efuse): From memory redundancy to autonomic chips [C]// Proceedings of Custom Integrated Circuits Conference. San Jose: IEEE Press, 2007: [14] KIM D H, JANG J H, JIN L Y, LEE J H, HA P B, KIM Y H. Design and measurement of a 1 kbit efuse one time programmable memory IP based on a BCD process [J]. IEICE Trans Electron, 2010, E93 C (8): [15] KIM J H, JANG J H, JIN L Y, HA P B, KIM Y H. Design of a low power OTP memory IP and its measurement [J]. Journal of the Korean Institute of Maritime Information and Communication Sciences, 2010, 14(11): (Edited by YANG Bing)
Design of logic process based low-power 512-bit EEPROM for UHF RFID tag chip
J. Cent. South Univ. Technol. (2010) 17: 1011 1020 DOI: 10.1007/s11771 010 0592 3 Design of logic process based low-power 512-bit for UHF RFID tag chip JIN Li-yan( 金丽妍 ), LEE J H, HA P B, KIM Y H Department
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More information電子電路. Memory and Advanced Digital Circuits
電子電路 Memory and Advanced Digital Circuits Hsun-Hsiang Chen ( 陳勛祥 ) Department of Electronic Engineering National Changhua University of Education Email: chenhh@cc.ncue.edu.tw Spring 2010 2 Reference Microelectronic
More informationLecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM
Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey
More information64 Kb logic RRAM chip resisting physical and side-channel attacks for encryption keys storage
64 Kb logic RRAM chip resisting physical and side-channel attacks for encryption keys storage Yufeng Xie a), Wenxiang Jian, Xiaoyong Xue, Gang Jin, and Yinyin Lin b) ASIC&System State Key Lab, Dept. of
More informationDESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM
DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM 1 Mitali Agarwal, 2 Taru Tevatia 1 Research Scholar, 2 Associate Professor 1 Department of Electronics & Communication
More informationMemory (Part 1) RAM memory
Budapest University of Technology and Economics Department of Electron Devices Technology of IT Devices Lecture 7 Memory (Part 1) RAM memory Semiconductor memory Memory Overview MOS transistor recap and
More informationStatic Random Access Memory - SRAM Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Email:
More informationMemory Basics. historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More informationCharge recycling 8T SRAM design for low voltage robust operation
Southern Illinois University Carbondale OpenSIUC Articles Department of Electrical and Computer Engineering Spring --0 Charge recycling T SRAM design for low voltage robust operation Xu Wang Shanghai Jiaotong
More informationCore Circuit Technologies for PN-Diode-Cell PRAM
128 HEE-BOK KANG et al : CORE CIRCUIT TECHNOLOGIES FOR PN-DIODE-CELL PRAM Core Circuit Technologies for PN-Diode-Cell PRAM Hee-Bok Kang*, Suk-Kyoung Hong*, Sung-Joo Hong*, Man Young Sung**, Bok-Gil Choi***,
More informationEE 330 Lecture 44. Digital Circuits. Dynamic Logic Circuits. Course Evaluation Reminder - All Electronic
EE 330 Lecture 44 Digital Circuits Dynamic Logic Circuits Course Evaluation Reminder - All Electronic Digital Building Blocks Shift Registers Sequential Logic Shift Registers (stack) Array Logic Memory
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More informationDesign and Implement of Low Power Consumption SRAM Based on Single Port Sense Amplifier in 65 nm
Journal of Computer and Communications, 2015, 3, 164-168 Published Online November 2015 in SciRes. http://www.scirp.org/journal/jcc http://dx.doi.org/10.4236/jcc.2015.311026 Design and Implement of Low
More informationIntroduction to CMOS VLSI Design (E158) Lecture 9: Cell Design
Harris Introduction to CMOS VLSI Design (E158) Lecture 9: Cell Design David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH E158 Lecture
More informationAn Asymmetrical Bulk CMOS Switch for 2.4 GHz Application
Progress In Electromagnetics Research Letters, Vol. 66, 99 104, 2017 An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Lang Chen 1, * and Ye-Bing Gan 1, 2 Abstract A novel asymmetrical single-pole
More informationStudy the Analysis of Low power and High speed CMOS Logic Circuits in 90nm Technology
43 Study the Analysis of Low power and High speed CMOS Logic Circuits in 90nm Technology Fazal Noorbasha 1, Ashish Verma 1 and A.M. Mahajan 2 1. Laboratory of VLSI and Embedded Systems, Deptt. Of Physics
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More informationRead/Write Stability Improvement of 8T Sram Cell Using Schmitt Trigger
International Journal of Scientific and Research Publications, Volume 5, Issue 2, February 2015 1 Read/Write Stability Improvement of 8T Sram Cell Using Schmitt Trigger Dr. A. Senthil Kumar *,I.Manju **,
More informationDesign of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders
Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders B. Madhuri Dr.R. Prabhakar, M.Tech, Ph.D. bmadhusingh16@gmail.com rpr612@gmail.com M.Tech (VLSI&Embedded System Design) Vice
More information512 x 8 Registered PROM
512 x 8 Registered PROM Features CMOS for optimum speed/power High speed 25 ns address set-up 12 ns clock to output Low power 495 mw (Commercial) 660 mw (Military) Synchronous and asynchronous output enables
More informationIntellect Amplifier, Current Clasped and Filled Current Approach Sense Amplifiers Techniques Based Low Power SRAM
Intellect Amplifier, Current Clasped and Filled Current Approach Sense Amplifiers Techniques Based Low Power SRAM V. Karthikeyan 1 1 Department of ECE, SVSCE, Coimbatore, Tamilnadu, India, Karthick77keyan@gmail.com
More informationEffect of W/L Ratio on SRAM Cell SNM for High-Speed Application
Effect of W/L Ratio on SRAM Cell SNM for High-Speed Application Akhilesh Goyal 1, Abhishek Tomar 2, Aman Goyal 3 1PG Scholar, Department Of Electronics and communication, SRCEM Banmore, Gwalior, India
More informationLecture 9: Cell Design Issues
Lecture 9: Cell Design Issues MAH, AEN EE271 Lecture 9 1 Overview Reading W&E 6.3 to 6.3.6 - FPGA, Gate Array, and Std Cell design W&E 5.3 - Cell design Introduction This lecture will look at some of the
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More informationA novel high performance 3 VDD-tolerant ESD detection circuit in advanced CMOS process
LETTER IEICE Electronics Express, Vol.14, No.21, 1 10 A novel high performance 3 VDD-tolerant ESD detection circuit in advanced CMOS process Xiaoyun Li, Houpeng Chen a), Yu Lei b), Qian Wang, Xi Li, Jie
More information12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders
12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders Mr.Devanaboina Ramu, M.tech Dept. of Electronics and Communication Engineering Sri Vasavi Institute of
More informationPerformance of Low Power SRAM Cells On SNM and Power Dissipation
Performance of Low Power SRAM Cells On SNM and Power Dissipation Kanika Kaur 1, Anurag Arora 2 KIIT College of Engineering, Gurgaon, Haryana, INDIA Abstract: Over the years, power requirement reduction
More informationDesign of Dual Mode DC-DC Buck Converter Using Segmented Output Stage
Design of Dual Mode DC-DC Buck Converter Using Segmented Output Stage Bo-Kyeong Kim, Young-Ho Shin, Jin-Won Kim, and Ho-Yong Choi a Department of Semiconductor Engineering, Chungbuk National University
More informationDelay-Locked Loop Using 4 Cell Delay Line with Extended Inverters
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz,
More informationLinearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier
Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier Jaehyuk Yoon* (corresponding author) School of Electronic Engineering, College of Information Technology,
More informationA DUAL-EDGED TRIGGERED EXPLICIT-PULSED LEVEL CONVERTING FLIP-FLOP WITH A WIDE OPERATION RANGE
A DUAL-EDGED TRIGGERED EXPLICIT-PULSED LEVEL CONVERTING FLIP-FLOP WITH A WIDE OPERATION RANGE Mei-Wei Chen 1, Ming-Hung Chang 1, Pei-Chen Wu 1, Yi-Ping Kuo 1, Chun-Lin Yang 1, Yuan-Hua Chu 2, and Wei Hwang
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationFan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More information90% Write Power Saving SRAM Using Sense-Amplifying Memory Cell
90% Write Power Saving SRAM Using Sense-Amplifying Memory Cell Kouichi Kanda 1, Hattori Sadaaki 2, and Takayasu Sakurai 3 1 Fujitsu Laboratories Ltd. 2 KDDI corporation 3 Institute of Industrial Science,
More informationESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology
ESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology Chih-Ting Yeh (1, 2) and Ming-Dou Ker (1, 3) (1) Department
More informationA New Phase-Locked Loop with High Speed Phase Frequency Detector and Enhanced Lock-in
A New Phase-Locked Loop with High Speed Phase Frequency Detector and Enhanced Lock-in HWANG-CHERNG CHOW and NAN-LIANG YEH Department and Graduate Institute of Electronics Engineering Chang Gung University
More information[Vivekanand*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY DESIGN AND IMPLEMENTATION OF HIGH RELIABLE 6T SRAM CELL V.Vivekanand*, P.Aditya, P.Pavan Kumar * Electronics and Communication
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More informationAS THE semiconductor process is scaled down, the thickness
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 361 A New Schmitt Trigger Circuit in a 0.13-m 1/2.5-V CMOS Process to Receive 3.3-V Input Signals Shih-Lun Chen,
More informationDesign of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits
Design of Low Power Flip Flop Based on Modified GDI Primitive Cells and Its Implementation in Sequential Circuits Dr. Saravanan Savadipalayam Venkatachalam Principal and Professor, Department of Mechanical
More informationCode No: R Set No. 1
Code No: R05310402 Set No. 1 1. (a) What are the parameters that are necessary to define the electrical characteristics of CMOS circuits? Mention the typical values of a CMOS NAND gate. (b) Design a CMOS
More informationTopics. Memory Reliability and Yield Control Logic. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics Memory Reliability and Yield Control Logic Reliability and Yield Noise Sources in T DRam BL substrate Adjacent BL C WBL α-particles WL leakage C S electrode C cross Transposed-Bitline Architecture
More informationA New Capacitive Sensing Circuit using Modified Charge Transfer Scheme
78 Hyeopgoo eo : A NEW CAPACITIVE CIRCUIT USING MODIFIED CHARGE TRANSFER SCHEME A New Capacitive Sensing Circuit using Modified Charge Transfer Scheme Hyeopgoo eo, Member, KIMICS Abstract This paper proposes
More informationA Bit-by-Bit Re-Writable EflashinaGeneric65nm Logic Process for Moderate-Density Nonvolatile Memory Applications
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 49, NO. 8, AUGUST 2014 1861 A Bit-by-Bit Re-Writable EflashinaGeneric65nm Logic Process for Moderate-Density Nonvolatile Memory Applications Seung-Hwan Song,
More informationImplementation of dual stack technique for reducing leakage and dynamic power
Implementation of dual stack technique for reducing leakage and dynamic power Citation: Swarna, KSV, Raju Y, David Solomon and S, Prasanna 2014, Implementation of dual stack technique for reducing leakage
More informationA novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference
A novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference Yong-Sik Park, Gyu-Hyun Kil, and Yun-Heub Song a) Department of Electronics and Computer Engineering,
More informationDesign and Analysis of Hybrid Current/Voltage CMOS SRAM Sense Amplifier with Offset Cancellation Karishma Bajaj 1, Manjit Kaur 2, Gurmohan Singh 3 1
American International Journal of Research in Science, Technology, Engineering & Mathematics Available online at http://www.iasir.net ISSN (Print): 2328-3491, ISSN (Online): 2328-3580, ISSN (CD-ROM): 2328-3629
More informationAnalysis of Low Power-High Speed Sense Amplifier in Submicron Technology
Voltage IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 02, 2014 ISSN (online): 2321-0613 Analysis of Low Power-High Speed Sense Amplifier in Submicron Technology Sunil
More informationSemiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy
Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy 1 IC Failure Modes Affecting Reliability Via/metallization failure mechanisms Electro migration Stress migration Transistor
More informationA 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren
Joint International Mechanical, Electronic and Information Technology Conference (JIMET 2015) A 14-bit 2.5 GS/s based on Multi-Clock Synchronization Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng,
More informationThe Design of Tag-ItTM Compatible MHz Passive RFID Transponder IC Employing TSMC 0.18µm Process
The Design of Tag-ItTM Compatible 13.56 MHz Passive RFID Transponder IC Employing TSMC 0.18µm Process Author Khaw, M., Mohd-Yasin, Faisal, I Reaz, M. Published 2006 Conference Title 5th WSEAS International
More informationLow Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique
Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique M.Padmaja 1, N.V.Maheswara Rao 2 Post Graduate Scholar, Gayatri Vidya Parishad College of Engineering for Women, Affiliated to JNTU,
More informationLow Transistor Variability The Key to Energy Efficient ICs
Low Transistor Variability The Key to Energy Efficient ICs 2 nd Berkeley Symposium on Energy Efficient Electronic Systems 11/3/11 Robert Rogenmoser, PhD 1 BEES_roro_G_111103 Copyright 2011 SuVolta, Inc.
More informationImplementation of a Low drop out regulator using a Sub 1 V Band Gap Voltage Reference circuit in Standard 180nm CMOS process
Implementation of a Low drop out regulator using a Sub 1 V Band Gap Voltage Reference circuit in Standard 180nm CMOS 1 S.Aparna, 2 Dr. G.V. Mahalakshmi 1 PG Scholar, 2 Professor 1,2 Department of Electronics
More informationA New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)
Circuits and Systems, 2013, 4, 11-15 http://dx.doi.org/10.4236/cs.2013.41003 Published Online January 2013 (http://www.scirp.org/journal/cs) A New Design Technique of CMOS Current Feed Back Operational
More informationSTT-MRAM Read-circuit with Improved Offset Cancellation
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.3, JUNE, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.3.347 ISSN(Online) 2233-4866 STT-MRAM Read-circuit with Improved Offset
More informationDesign of CMOS Based PLC Receiver
Available online at: http://www.ijmtst.com/vol3issue10.html International Journal for Modern Trends in Science and Technology ISSN: 2455-3778 :: Volume: 03, Issue No: 10, October 2017 Design of CMOS Based
More informationA digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme
A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme Young-Chan Jang a) School of Electronic Engineering, Kumoh National Institute of Technology, 1, Yangho-dong,
More informationDesign and Implementation of High Speed Sense Amplifier for Sram
American-Eurasian Journal of Scientific Research 12 (6): 320-326, 2017 ISSN 1818-6785 IDOSI Publications, 2017 DOI: 10.5829/idosi.aejsr.2017.320.326 Design and Implementation of High Speed Sense Amplifier
More informationComparative Study of Different Modes for Reducing Leakage and Dynamic Power through Layout Implementation
International Journal of Engineering and Applied Sciences (IJEAS) ISSN: 2394-3661, Volume-2, Issue-3, March 2015 Comparative Study of Different Modes for Reducing Leakage and Dynamic Power through Layout
More informationReview of Different Sense Amplifiers For SRAM in 180nm Technology
Review of Different Sense Amplifiers For SRAM in 180nm Technology Geeta Pattnaik, Sweta Padma Dash, Komal Priyadarshini, Adyasa Samantaray, Adyasha Rath Abstract A comparison between different sense amplifiers
More informationCircuit Seed Overview
Planting the Future of Electronic Designs Circuit Seed Overview Circuit Seed is family of inventions that work together to process analog signals using 100% digital parts. These are digital circuits and
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationDesign of a Capacitor-less Low Dropout Voltage Regulator
Design of a Capacitor-less Low Dropout Voltage Regulator Sheenam Ahmed 1, Isha Baokar 2, R Sakthivel 3 1 Student, M.Tech VLSI, School of Electronics Engineering, VIT University, Vellore, Tamil Nadu, India
More informationPower And Area Optimization of Pulse Latch Shift Register
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 12, Issue 6 (June 2016), PP.41-45 Power And Area Optimization of Pulse Latch Shift
More informationA Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation
2017 International Conference on Electronic, Control, Automation and Mechanical Engineering (ECAME 2017) ISBN: 978-1-60595-523-0 A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement
More informationDESIGN OF ON CHIP TEMPERATURE MONITORING IN 90NM CMOS
DESIGN OF ON CHIP TEMPERATURE MONITORING IN 90NM CMOS A thesis submitted to the faculty of San Francisco State University In partial fulfillment of The Requirements for The Degree Master of Science In
More informationLow Power and High Performance Level-up Shifters for Mobile Devices with Multi-V DD
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.5, OCTOBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.5.577 ISSN(Online) 2233-4866 Low and High Performance Level-up Shifters
More informationWITH the rapid evolution of liquid crystal display (LCD)
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008 371 A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters Chih-Wen Lu, Member, IEEE, and Lung-Chien Huang Abstract
More informationOptimization of power in different circuits using MTCMOS Technique
Optimization of power in different circuits using MTCMOS Technique 1 G.Raghu Nandan Reddy, 2 T.V. Ananthalakshmi Department of ECE, SRM University Chennai. 1 Raghunandhan424@gmail.com, 2 ananthalakshmi.tv@ktr.srmuniv.ac.in
More informationCurrent Mode Sense Amplifiers Design in 0.25um CMOS Technology
Current Mode Design in.5um CMOS Technology A. CHRISANTHOPOULOS 1, Y. MOISIADIS, Y. TSIATOUHAS 1, G. KAMOULAKOS 1 1 ISD S.A. K.Varnali Str., 15 33 Halandri, Athens GREECE University of Athens Department
More informationStudy of High Speed Buffer Amplifier using Microwind
Study of High Speed Buffer Amplifier using Microwind Amrita Shukla M Tech Scholar NIIST Bhopal, India Puran Gaur HOD, NIIST Bhopal India Braj Bihari Soni Asst. Prof. NIIST Bhopal India ABSTRACT This paper
More informationThis Week s Subject. DRAM & Flexible RRAM. p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor
DRAM & Flexible RRAM This Week s Subject p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor CMOS Logic Inverter NAND gate NOR gate CMOS Integration & Layout GaAs MESFET (JFET) 1 Flexible
More informationStacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than
LETTER IEICE Electronics Express, Vol.9, No.24, 1813 1822 Stacked-FET linear SOI CMOS SPDT antenna switch with input P1dB greater than 40 dbm Donggu Im 1a) and Kwyro Lee 1,2 1 Department of EE, Korea Advanced
More informationDesign of High Gain Two stage Op-Amp using 90nm Technology
Design of High Gain Two stage Op-Amp using 90nm Technology Shaik Aqeel 1, P. Krishna Deva 2, C. Mahesh Babu 3 and R.Ganesh 4 1 CVR College of Engineering/UG Student, Hyderabad, India 2 CVR College of Engineering/UG
More informationDesign of Logic-Compatible Embedded Flash Memories for Moderate Density On-Chip Non-Volatile Memory Applications
Design of Logic-Compatible Embedded Flash Memories for Moderate Density On-Chip Non-Volatile Memory Applications A DISSERTATION SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL OF THE UNIVERSITY OF MINNESOTA
More informationImplementation of Pixel Array Bezel-Less Cmos Fingerprint Sensor
Article DOI: 10.21307/ijssis-2018-013 Issue 0 Vol. 0 Implementation of 144 64 Pixel Array Bezel-Less Cmos Fingerprint Sensor Seungmin Jung School of Information and Technology, Hanshin University, 137
More informationIC Layout Design of 4-bit Universal Shift Register using Electric VLSI Design System
IC Layout Design of 4-bit Universal Shift Register using Electric VLSI Design System 1 Raj Kumar Mistri, 2 Rahul Ranjan, 1,2 Assistant Professor, RTC Institute of Technology, Anandi, Ranchi, Jharkhand,
More informationModule-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families
1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter
More information2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)
1 CHAPTER 3: IMPLEMENTATION TECHNOLOGY (PART 2) Whatwillwelearninthischapter? we learn in this 2 How transistors operate and form simple switches CMOS logic gates IC technology FPGAs and other PLDs Basic
More informationDeependra Singh Rajput *, Manoj Kumar Yadav **, Pooja Johri #, Amit S. Rajput ##
SNM Analysis During Read Operation Of 7T SRAM Cells In 45nm Technology For Increase Cell Stability Deependra Singh Rajput *, Manoj Kumar Yadav **, Pooja Johri #, Amit S. Rajput ## * (M.E. (CCN), MPCT,
More information(12) United States Patent (10) Patent No.: US 8,536,898 B2
US008536898B2 (12) United States Patent (10) Patent No.: US 8,536,898 B2 Rennie et al. (45) Date of Patent: Sep. 17, 2013 (54) SRAM SENSE AMPLIFIER 5,550,777 A * 8/1996 Tran... 365,205 5,627,789 A 5, 1997
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationAn Efficient D-Flip Flop using Current Mode Signaling Scheme
IJSTE - International Journal of Science Technology & Engineering Volume 3 Issue 02 August 2016 ISSN (online): 2349-784X An Efficient D-Flip Flop using Current Mode Signaling Scheme Sheona Varghese PG
More informationA Robust Low Power Static Random Access Memory Cell Design
Wright State University CORE Scholar Browse all Theses and Dissertations Theses and Dissertations 2018 A Robust Low Power Static Random Access Memory Cell Design A. V. Rama Raju Pusapati Wright State University
More informationEfficient Multi-domain ESD Analysis and Verification for Large SoC Designs
Efficient Multi-domain ESD Analysis and Verification for Large SoC Designs Norman Chang, Youlin Liao, Ying-Shiun Li, Pritesh Johari, Aveek Sarkar Apache Design Solutions, Inc., 2645 Zanker Road, San Jose,
More information1. Introduction. Volume 6 Issue 6, June Licensed Under Creative Commons Attribution CC BY. Sumit Kumar Srivastava 1, Amit Kumar 2
Minimization of Leakage Current of 6T SRAM using Optimal Technology Sumit Kumar Srivastava 1, Amit Kumar 2 1 Electronics Engineering Department, Institute of Engineering & Technology, Uttar Pradesh Technical
More informationEMBEDDED flash (eflash) memory technology has
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 11, NOVEMBER 2014 3737 A Comparative Study of Single-Poly Embedded Flash Memory Disturbance, Program/Erase Speed, Endurance, and Retention Characteristic
More informationDesign And Implementation of Pulse-Based Low Power 5-Bit Flash Adc In Time-Domain
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 13, Issue 3, Ver. I (May. - June. 2018), PP 55-60 www.iosrjournals.org Design And Implementation
More informationDesign and implementation of readout circuit on glass substrate with digital correction for touch-panel applications
Design and implementation of readout circuit on glass substrate with digital correction for touch-panel applications Tzu-Ming Wang (SID Student Member) Ming-Dou Ker Abstract A readout circuit on glass
More informationNano-crystalline Oxide Semiconductor Materials for Semiconductor and Display Technology Sanghun Jeon Ph.D. Associate Professor
Nano-crystalline Oxide Semiconductor Materials for Semiconductor and Display Technology Sanghun Jeon Ph.D. Associate Professor Department of Applied Physics Korea University Personnel Profile (Affiliation
More informationDesign of a 0.7~3.8GHz Wideband. Power Amplifier in 0.18-µm CMOS Process. Zhiyuan Li, Xiangning Fan
Applied Mechanics and Materials Online: 2013-08-16 ISSN: 1662-7482, Vol. 364, pp 429-433 doi:10.4028/www.scientific.net/amm.364.429 2013 Trans Tech Publications, Switzerland Design of a 0.7~3.8GHz Wideband
More informationLow-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
More informationTeam VeryLargeScaleEngineers Robert Costanzo Michael Recachinas Hector Soto. High Speed 64kb SRAM. ECE 4332 Fall 2013
Team VeryLargeScaleEngineers Robert Costanzo Michael Recachinas Hector Soto High Speed 64kb SRAM ECE 4332 Fall 2013 Outline Problem Design Approach & Choices Circuit Block Architecture Novelties Layout
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit III Static Logic Gates Introduction A static logic gate is one that has a well defined output once the inputs are stabilized and the switching transients have decayed away.
More informationEE 330 Lecture 44. Digital Circuits. Ring Oscillators Sequential Logic Array Logic Memory Arrays. Final: Tuesday May 2 7:30-9:30
EE 330 Lecture 44 igital Circuits Ring Oscillators Sequential Logic Array Logic Memory Arrays Final: Tuesday May 2 7:30-9:30 Review from Last Time ynamic Logic Basic ynamic Logic Gate V F A n PN Any of
More informationRECENTLY, low-voltage and low-power circuit design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju
More information