Dual Monolithic CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTERS
|
|
- Chester Bradley
- 5 years ago
- Views:
Transcription
1 DAC7800 DAC780 DAC780 Dual Monolithic CMOS -Bit Multiplying DIGITAL-TO-ANALOG CONVETES FEATUES TWO D/As IN A 0." WIDE PACKAGE SINGLE SUPPLY HIGH SPEED DIGITAL INTEFACE: Serial DAC Bit Parallel DAC780 -Bit Parallel DAC780 MONOTONIC OVE TEMPEATUE LOW COSSTALK: 9dB min FULLY SPECIFIED OVE 0 O C TO 8 O C DESCIPTION The DAC7800, DAC780 and DAC780 are members of a new family of monolithic dual -bit CMOS multiplying digital-to-analog converters. The digital interface speed and the AC multiplying performance are achieved by using an advanced CMOS process optimized for data conversion circuits. High stability on-chip resistors provide true -bit integral and differential linearity over the wide industrial temperature range of 0 o C to 8 o C. DAC7800 features a serial interface capable of clocking-in data at a rate of at least 0MHz. Serial data is clocked (edge triggered) MSB first into a -bit shift register and then latched into each D/A separately or simultaneously as required by the application. An asynchronous CLEA control is provided for poweron reset or system calibration functions. It is packaged in a -pin 0." wide plastic DIP. DAC780 has a -byte (8 ) double-buffered interface. Data is first loaded (level transferred) into the input registers in two steps for each D/A. Then both D/As are updated simultaneously. DAC780 features an asynchronous CLEA control. DAC780 is packaged in a -pin 0." wide plastic DIP. APPLICATIONS POCESS CONTOL OUTPUTS ATE PIN ELECTONI LEVEL SETTING POGAMMABLE FILTES POGAMMABLE GAIN CICUITS AUTO-CALIBATION CICUITS DAC780 has a single-buffered -bit data word interface. Parallel data is loaded (edge triggered) into the single D/A register for each D/A. DAC780 is packaged in a -pin 0." wide plastic DIP. 8 Serial DAC780 -Bit Interface DAC780 8-Bit Interface 8 Bits Bits CL W UPD A0 DAC7800 Serial Interface CLK W A UPD A UPD B CL B VEF A -Bit MDAC VEF B -Bit MDAC FB A FB B International Airport Industrial Park Mailing Address: PO Box 00 Tucson, AZ 87 Street Address: 70 S. Tucson Blvd. Tucson, AZ 870 Tel: (0) 7- Twx: Cable: BBCOP Telex: 0-9 FAX: (0) Immediate Product Info: (800) 8- DAC7800/0/0 990 Burr-Brown Corporation PDS-079E Printed in U.S.A. August, 99
2 SPECIFICATIONS ELECTICAL At = DC, V EF A = V EF B =, T A = 0 C to 8 C unless otherwise noted. DAC7800/780/780K DAC7800/780/780L PAAMETE CONDITIONS MIN TYP MAX MIN TYP MAX UNITS ACCUACY esolution * Bits elative Accuracy ± ±/ LSB Differential Nonlinearity ± * LSB Gain Error Measured Using FB A and FB B. ± ± LSB All egisters Loaded with All s. Gain Temperature Coefficient () * * ppm/ C Output Leakage Current T A = C * * na T A = 0 C to 8 C 0 * * na EFEENCE INPUT Input esistance 0 * * * kω Input esistance Match 0. * % DIGITAL INPUTS V IH (Input High Voltage) * V V IL (Input Low Voltage) 0.8 * V I IN (Input Current) T A = C ± * µa T A = 0 C to 8 C ±0 * µa C IN (Input Capacitance) * * pf POWE SUPPLY.. * * V I DD 0. * * ma Power Supply ejection from. to * %/% * Same specification as for DAC7800/780/780K. AC PEFOMANCE OUTPUT OP AMP IS OPA0. At = DC, V EF A = V EF B =, T A = C unless otherwise noted. These specifications are fully characterized but not subject to test. DAC7800/780/780K DAC7800/780/780L PAAMETE CONDITIONS MIN TYP MAX MIN TYP MAX UNITS OUTPUT CUENT SETTLING TIME To 0.0% of Full Scale * * µs L = 00Ω, C L = pf DIGITAL-TO-ANALOG GLITCH IMPULSE V EF A = V EF B = 0.9 * nv-s L = 00Ω, C L = pf AC FEEDTHOUGH f VEF = 0kHz 7 7 * * db OUTPUT CAPACITANCE DAC Loaded with All 0s 0 0 * * pf DAC Loaded with All s * * pf CHANNEL-TO-CHANNEL ISOLATION V EF A to f VEF A = 0kHz 90 9 * * db V EF B =, Both DACs Loaded with s V EF B to f VEF B = 0kHz 90 0 * * db V EF A =, Both DACs Loaded with s DIGITAL COSSTALK Full Scale Transition 0.9 * nv-s L = 00Ω, C L = pf NOTE: () Guaranteed but not tested. The information provided herein is believed to be reliable; however, BU-BOWN assumes no responsibility for inaccuracies or omissions. BU-BOWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user s own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BU-BOWN does not authorize or warrant any BU-BOWN product for use in life support devices and/or systems. DAC7800/0/0
3 ABSOLUTE MAXIMUM ATINGS At T A = C unless otherwise noted. to AGND..., 7V to..., 7V AGND to... 0., Digital Input to... 0., 0. V EF A, V EF B to AGND... ± V EF A, V EF B to... ±, to AGND... 0., Storage Temperature ange... C to C Operating Temperature ange... 0 C to 8 C Lead Temperature (soldering, 0s) C Junction Temperature... 7 C ELECTOSTATIC DISCHAGE SENSITIVITY Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods. Digital Inputs: All digital inputs of the DAC780X family incorporate on-chip ESD protection circuitry. This protection is designed and has been tested to withstand five 0 PACKAGE INFOMATION PACKAGE DAWING MODEL PACKAGE NUMBE () DAC7800KP -Pin PDIP 80 DAC7800LP -Pin PDIP 80 DAC7800KU -Pin SOIC DAC7800LU -Pin SOIC DAC780KP -Pin DIP DAC780LP -Pin DIP DAC780KU -Pin SOIC 9 DAC780LU -Pin SOIC 9 DAC780KP -Pin DIP DAC780LP -Pin DIP DAC780KU -Pin SOIC 9 DAC780LU -Pin SOIC 9 NOTE: () For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book. positive and negative discharges (00pF in series with 00Ω) applied to each digital input. Analog Pins: Each analog pin has been tested to Burr- Brown s analog ESD test consisting of five 00 positive and negative discharges (00pF in series with 00Ω) applied to each pin. AGND, I OUT, and FB show some sensitivity. Failure to observe ESD handling procedures could result in catastrophic device failure. ODEING INFOMATION MODEL ELATIVE ACCUACY GAIN EO PACKAGE DAC7800KP ±LSB ±LSB -Pin DIP DAC7800KU () -Lead SO DAC7800LP ±/LSB ±LSB -Pin DIP DAC7800LU -Lead SO DAC780KP ±LSB ±LSB -Pin DIP DAC780KU -Lead SO DAC780LP ±/LSB ±LSB -Pin DIP DAC780LU -Lead SO DAC780KP ±LSB ±LSB -Pin DIP DAC780KU () -Lead SO DAC780LP ±/LSB ±LSB -Pin DIP DAC780LU -Lead SO NOTE: () Available with Tape and eel. Add "-T" to basic model number. DAC7800/0/0
4 DICE INFOMATION DAC7800 DIE TOPOGAPHY DAC780 DIE TOPOGAPHY MECHANICAL INFOMATION DAC7800 MILS (0.00") MILLIMETES Die Size x ±. x.07 ±0. Die Thickness 0 ± 0. ±0.08 Min. Pad Size x 0.0 x 0.0 Metalization Aluminum Substrate Bias: DAC780 MILS (0.00") MILLIMETES Die Size x ±. x.07 ±0. Die Thickness 0 ± 0. ±0.08 Min. Pad Size x 0.0 x 0.0 Metallization Aluminum Substrate Bias: DAC780 DIE TOPOGAPHY DAC780 MILS (0.00") MILLIMETES Die Size x ±. x.07 ±0. Die Thickness 0 ± 0. ±0.08 Min. Pad Size x 0.0 x 0.0 Metalization Aluminum Substrate Bias: DAC7800/0/0
5 DAC7800 BLOCK DIAGAM PIN CONFIGUATION DAC7800 Control Logic and Shift egister Bit 0 Bit Bit Bit egister egister 0 UPD B FB B V EF B VEF A FB A IOUT A FB A VEF A CLK UPD A Data In 7 8 DAC7800 Top View DIP 0 9 IOUT B FB B VEF B VDD CL UPD B UPD A CLK Data In CL LOGIC TUTH TABLE CLK UPD A UPD B CL FUNCTION X X X X 0 All register contents set to 0 s (asynchronous). X X X X No data transfer. X X 0 Input data is clocked into input register (location Bit ) and previous data shifts. X 0 0 Input register bits (LSB) (MSB) are loaded into. X 0 0 Input register bits (LSB) 0 (MSB) are loaded into. X Input register bits (LSB) (MSB) are loaded into, and input register bits (LSB) 0 (MSB) are loaded into. X = Don t care. means falling edge triggered. DATA INPUT FOMAT UPD B DAC7800 Digital Interface Block Diagram UPD A LSB egister MSB LSB egister MSB CLK Data In Bit Bit -Bit Shift egister Bit Bit 0 CLK DAC7800 Data Input Sequence Data In Bit 0 Bit Bit Bit Bit Bit Bit Bit 7 Bit 8 Bit 9 Bit 0 Bit Bit Bit Bit Bit Bit Bit 7 Bit 8 Bit 9 Bit 0 Bit Bit Bit MSB LSB MSB LSB DAC7800/0/0
6 DAC7800 (CONT) TIMING CHAACTEISTI =, V EF A = V EF B =, T A = 0 C to 8 C. PAAMETE t Data Setup Time t Data Hold Time t Chip Select to CLK, Update, Data Setup Time t Chip Select to CLK, Update, Data Hold Time t CLK Pulse Width t Clear Pulse Width t 7 Update Pulse Width t 8 CLK Edge to UPD A or UPD B DAC780 BLOCK DIAGAM MINIMUM ns ns ns 0ns 0ns 0ns 0ns ns CLK DATA UPD A UPD B CL t t t t t 8 t 7 t NOTES: () All input signal rise and fall times are measured from 0% to 90% of. t = t = ns. () Timing measurement reference level is V V F IH IL. PIN CONFIGUATION t 0 IOUT A IOUT B UPD A0 W CL DAC780 Control Logic MS Input eg 8 egister LS Input eg egister 8 IOUT A FB A VEF A VEF B FB B IOUT B FB A VEF A DB0 DB DB DB DB DB DAC780 Top View DIP FB B VEF B VDD UPD W CL A0 DB7 DB MS Input eg LS Input eg DB7DB0 LOGIC TUTH TABLE CL UPD W A0 FUNCTION X X X No Data Transfer X X X No Data Transfer 0 X X X X X All egisters Cleared LS Input egister Loaded with DB7DB0 (LSB) MS Input egister Loaded with DB (MSB)DB LS Input egister Loaded with DB7DB0 (LSB) 0 0 MS Input egister Loaded with DB (MSB)DB0 0 0 X X, egisters Updated Simultaneously from Input egisters X X, egisters are Transparent X = Don t care. DAC7800/0/0
7 DAC780 (CONT) TIMING CHAACTEISTI =, V EF A = V EF B =, T A = 0 C to 8 C. PAAMETE t Address Valid to Write Setup Time t Address Valid to Write Hold Time t Data Setup Time t Data Hold Time t Chip Select or Update to Write Setup Time t Chip Select or Update to Write Hold Time t 7 Write Pulse Width t 8 Clear Pulse Width MINIMUM 0ns 0ns 0ns 0ns 0ns 0ns 0ns 0ns A0, UPD NOTES: () All input signal rise and fall times are measured from 0% to 90% of. t = t F = ns. () Timing measurement reference level is V IH V IL. DATA W CL t t t 7 t t t t t 8 DAC780 BLOCK DIAGAM PIN CONFIGUATION AGND DAC780 CK egister FB A FB B V EF B A B 0 W 9 CK egister IOUT A FB A VEF A VEF B FB B IOUT B AGND V EF A A (LSB) DB0 DB DB DB DB DB DAC780 Top View DIP B W DB (MSB) DB0 DB9 DB8 DB7 DB 8 DBDB0 LOGIC TUTH TABLE A B W FUNCTION X X No Data Transfer X No Data Transfer 0 A ising Edge on A or B Loads Data to the espective DAC 0 egister Loaded from Data Bus 0 egister Loaded from Data Bus 0 0 and egisters Loaded from Data Bus X = Don t care. means rising edge triggered. TIMING CHAACTEISTI At =, and T A = 0 o C to 8 o C. PAAMETE MINIMUM t - Data Setup Time 0ns t - Data Hold Time ns t - Chip Select to Write Setup Time 0ns t - Chip Select to Write Hold Time 0ns t - Write Pulse Width 0ns t t DATA t t A, B t W NOTES: () All input signal rise and fall times are measured from 0% to 90% of. t = t F = ns. () Timing measurement reference level V IH V IL is. 7 DAC7800/0/0
8 TYPICAL PEFOMANCE CUVES OUTPUT OP AMP IS OPA0. T A = C, =. µ OUTPUT LEAKAGE CUENT vs TEMPEATUE 0 THD NOISE vs FEQUENCY Output Leakage Current (A) 00n 0n n 00p 0p THD Noise (db) Vrms Vrms Vrms p Temperature ( C) k 0k 00k Frequency (Hz) Crosstalk (db) CHANNEL-TO-CHANNEL ISOLATION vs FEQUENCY k 0k 00k M 0M Feedthrough (db) FEEDTHOUGH vs FEQUENCY k 0k 00k M 0M Frequency (Hz) Frequency (Hz) 0 FEQUENCY ESPONSE 70 PS vs FEQUENCY 0 C F = 0pF C F = pf 0 Gain (db) C F = PS (db) DAC Loaded w/0s DAC Loaded w/s 0 k 0k 00k M 0M Frequency (Hz) 0 k 0k 00k M Frequency (Hz) DAC7800/0/0 8
9 DISCUSSION OF SPECIFICATIONS ELATIVE ACCUACY This term, also known as end point linearity or integral linearity, describes the transfer function of analog output to digital input code. elative accuracy describes the deviation from a straight line, after zero and full scale errors have been adjusted to zero. DIFFEENTIAL NONLINEAITY Differential nonlinearity is the deviation from an ideal LSB change in the output when the input code changes by LSB. A differential nonlinearity specification of LSB maximum guarantees monotonicity. GAIN EO Gain error is the difference between the full-scale DAC output and the ideal value. The ideal full scale output value for the DAC780X is (09/09)V EF. Gain error may be adjusted to zero using external trims as shown in Figures and 7. OUTPUT LEAKAGE CUENT The current which appears at and with the DAC loaded with all zeros. OUTPUT CAPACITANCE The parasitic capacitance measured from or to AGND. CHANNEL-TO-CHANNEL ISOLATION The AC output error due to capacitive coupling from to or to. MULTIPLYING FEEDTHOUGH EO The AC output error due to capacitive coupling from V EF to I OUT with the DAC loaded with all zeros. OUTPUT CUENT SETTLING TIME The time required for the output current to settle to within 0.0% of final value for a full scale step. DIGITAL-TO-ANALOG GLITCH ENEGY The integrated area of the glitch pulse measured in nanovoltseconds. The key contributor to digital-to-analog glitch is charge injected by digital logic switching transients. DIGITAL COSSTALK Glitch impulse measured at the output of one DAC but caused by a full scale transition on the other DAC. The integrated area of the glitch pulse is measured in nanovoltseconds. CICUIT DESCIPTION Figure shows a simplified schematic of one half of a DAC780X. The current from the V EF A pin is switched between and AGND by single-pole double-throw CMOS switches. This maintains a constant current in each leg of the ladder regardless of the input code. The input resistance at V EF is therefore constant and can be driven by either a voltage or current, AC or DC, positive or negative polarity, and have a voltage range up to ±. V EF A DB (MSB) DB0 DB9 DB0 (LSB) FIGUE. Simplified Circuit Diagram for. FB A AGND A CMOS switch transistor, included in series with the ladder terminating resistor and in series with the feedback resistor, FB A, compensates for the temperature drift of the ON resistance of the ladder switches. Figure shows an equivalent circuit for. C OUT is the output capacitance due to the N-channel switches and varies from about 0pF to 70pF with digital input code. The current source I LKG is the combination of surface and junction leakages to the substrate. I LKG approximately doubles every 0 C. O is the equivalent output resistance of the D/A and it varies with input code. V EF A D IN 09 x V EF FIGUE. Equivalent Circuit for. INSTALLATION O I LKG COUT FB A ESD POTECTION All digital inputs of the DAC780X incorporate on-chip ESD protection circuitry. This protection is designed to withstand.kv (using the Human Body Model, 00pF and 00Ω). However, industry standard ESD protection methods should be used when handling or storing these components. When not in use, devices should be stored in conductive foam or rails. The foam or rails should be discharged to the destination socket potential before devices are removed. POWE SUPPLY CONNECTIONS The DAC780X are designed to operate on = 0%. For optimum performance and noise rejection, power supply decoupling capacitors C D should be added as shown in the application circuits. These capacitors (µf tantalum recommended) should be located close to the D/A. AGND and 9 DAC7800/0/0
10 should be connected together at one point only, preferably at the power supply ground point. Separate returns minimize current flow in low-level signal paths if properly connected. Output op amp analog common ( input) should be connected as near to the AGND pins of the DAC780X as possible. WIING PECAUTIONS To minimize AC feedthrough when designing a PC board, care should be taken to minimize capacitive coupling between the V EF lines and the I OUT lines. Similarly, capacitive coupling between DACs may compromise the channel-tochannel isolation. Coupling from any of the digital control or data lines might degrade the glitch and digital crosstalk performance. Solder the DAC780X directly into the PC board without a socket. Sockets add parasitic capacitance (which can degrade AC performance). AMPLIFIE OFFSET VOLTAGE The output amplifier used with the DAC780X should have low input offset voltage to preserve the transfer function linearity. The voltage output of the amplifier has an error component which is the offset voltage of the op amp multiplied by the noise gain of the circuit. This noise gain is equal to ( F / O ) where O is the output impedance of the D/A I OUT terminal and F is the feedback network impedance. The nonlinearity occurs due to the output impedance varying with code. If the 0 code case is excluded (where O = infinity), the O will vary from to providing a noise gain variation between / and. In addition, the variation of O is nonlinear with code, and the largest steps in O occur at major code transitions where the worst differential nonlinearity is also likely to be experienced. The nonlinearity seen at the amplifier output is V OS V OS / = V OS /. Thus, to maintain good nonlinearity the op amp offset should be much less than /LSB. UNIPOLA CONFIGUATION Figure shows DAC780X in a typical unipolar (two-quadrant) multiplying configuration. The analog output values versus digital input code are listed in Table II. The operational amplifiers used in this circuit can be single amplifiers such as the OPA0, or a dual amplifier such as the OP07. C and C provide phase compensation to minimize settling time and overshoot when using a high speed operational amplifier. If an application requires the D/A to have zero gain error, the circuit shown in Figure may be used. esistors and induce a positive gain error greater than worst-case initial negative gain error. Trim resistors and provide a variable negative gain error and have sufficient trim range to correct for the worst-case initial positive gain error plus the error produced by and. BIPOLA CONFIGUATION Figure shows the DAC780X in a typical bipolar (fourquadrant) multiplying configuration. The analog output values versus digital input code are listed in Table III. DATA INPUT ANALOG OUTPUT MSB LSB V EF (09/09) V EF (08/09) = /V EF V EF (/09) Volts TABLE II. Unipolar Output Code. C D µf V EF A DAC780X V EF B FB A FB B FIGUE. Unipolar Configuration. C D µf DAC780X V IN A 00 Ω V EF A V EF B 00 Ω V IN B C C A V OUT A V OUT B, A OPA0 or / OP07. DAC780 has a single analog common, AGND. FB A The operational amplifiers used in this circuit can be single amplifiers such as the OPA0, a dual amplifier such as the OP07, or a quad amplifier like the OPA0. C and C provide phase compensation to minimize settling time and overshoot when using a high speed operational amplifier. The bipolar offset resistors 7 and 80 should be ratio-matched to 0.0% to ensure the specified gain error performance. 7Ω FB B 7Ω C C A V OUT A V OUT B, A OPA0 or / OP07. DAC780 has a single analog common, AGND. FIGUE. Unipolar Configuration with Gain Trim. DAC7800/0/0 0
11 If an application requires the D/A to have zero gain error, the circuit shown in Figure may be used. esistors and induce a positive gain error greater than worst-case initial negative gain error. Trim resistors and provide a variable negative gain error and have sufficient trim range to correct for the worst-case initial positive gain error plus the error produced by and. DATA INPUT ANALOG OUTPUT MSB LSB V EF (07/08) V EF (/08) Volts 0 V EF (/08) V EF (08/08) TABLE III. Bipolar Output Code. V EF A Ω 0k C D µf Ω 0k 0kΩ A V OUT A FB A DAC780X C DAC780 has a single analog common, AGND. A, OPA0 or / OP07. FB B V EF B Ω 0k C A 0k Ω Ω 0k A V OUT B FIGUE. Bipolar Configuration. APPLICATIONS -BIT PLUS SIGN DA For a bipolar DAC with bits of resolution, two solutions are possible. As shown in Figure 7, the addition of a precision difference amplifier and a high speed JFET switch provides a -bit plus sign voltage-output DAC. When the switch selects the op amp output, the difference amplifier serves as a non-inverting output buffer. If the analog ground side of the switch is selected, the output of the difference amplifier is inverted. Another option, shown in Figure 8, also produces a -bit plus sign output without the additional switch and digital control line. DIGITALLY POGAMMABLE ACTIVE FILTE DAC780X are shown in Figure 9 in a digitally programmable active filter application. The design is based on the statevariable filter, Burr-Brown UAF, an active filter topology that offers stable and repeatable filter characteristics. DAC and DAC can be updated in parallel with a single word to set the center frequency of the filter. DAC, which makes use of the uncommitted op amp in UAF, sets the Q of the filter. DAC sets the gain of the filter transfer function without changing the Q of the filter. The reverse is also true. The center frequency is determined by f C = /πc where is the ladder resistance of the D/A (typical value, 0kΩ) and C the internal capacitor value (000pF) of the UAF. External capacitors can be added to lower the center frequency of the filter. But the highest center frequency for this circuit will be about khz because the effective series resistance of the D/A cannot be less than 0kΩ. Note that the ladder resistance of the D/A may vary from device to device. Thus, for best tracking, DAC and DAC should be in the same package. Some calibration may be necessary from one filter to another. DAC7800/0/0
12 C D µf V IN A 00 Ω V EF A FB A Ω 0k Ω 7 7 0kΩ Ω 0k A V OUT A DAC780 FB B Ω 7 C DAC780 has a single analog common, AGND. A, OPA0 or / OP07. VIN B V EF B 00 Ω 0Ω 0k C A 9 0kΩ Ω 8Ω 0k A V OUT B FIGUE. Bipolar Configuration with Gain Trim. EF0 C D µf V EF A FB A DAC780X C ± Bits Sign Control DG88 IN0 V EF B DAC780 has a single analog common, AGND. OPA0 or / OP07. FIGUE 7. -Bit Plus Sign DAC. DAC7800/0/0
13 EF0 C D µf V EF A FB A DAC780X FB B C ± Bits C A IN0 V EF B DAC780 has a single analog common, AGND. OPA0 or / OP07. FIGUE 8. -Bit Bipolar DAC. Q Adjust V EF DAC I OUT V EF FB I OUT AGND DAC AGND f C Adjust V EF I OUT / DAC780X DAC AGND DAC780X High-Pass Out Band-Pass Out Low-Pass Out Filter Input V EF IOUT 8 7 DAC AGND C C / DAC780X Gain Adjust = 0k Ω ±0.% C = 000pF ±0.% UAF FIGUE 9. Digitally Programmable Universal Active Filter. DAC7800/0/0
CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER
CMOS 2-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVETE FEATUES 2-BICCUACY IN 8-PIN SOIC FAST 3-WIE SEIAL INTEFACE LOW INL AND DNL: ±/2 LSB max GAIN ACCUACY TO ±LSB max LOW GAIN TEMPCO: 5ppm/ C max
More informationDual Monolithic CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTERS
DAC7800 DAC7801 DAC780 SBAS005B JANUAY 1990 EVISED FEBUAY 004 Dual Monolithic CMOS -Bit Multiplying DIGITAL-TO-ANALOG CONVETES FEATUES TWO DACs IN A 0.3" WIDE PACKAGE SINGLE SUPPLY HIGH-SPEED DIGITAL INTEFACE:
More informationCMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER
CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER FEATURES 12-BICCURACY IN 8-PIN MINI-DIP AND 8-PIN SOIC FAST 3-WIRE SERIAL INTERFACE LOW INL AND DNL: ±1/2 LSB max GAIN ACCURACY TO ±1LSB
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationDual Monolithic CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTERS
DAC7800 DAC7801 DAC780 SBAS005B JANUAY 1990 EVISED FEBUAY 004 Dual Monolithic CMOS -Bit Multiplying DIGITAL-TO-ANALOG CONVETES FEATUES TWO DACs IN A 0.3" WIDE PACKAGE SINGLE SUPPLY HIGH-SPEED DIGITAL INTEFACE:
More informationCMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible
CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTER Microprocessor Compatible FEATURES FOUR-QUADRANT MULTIPLICATION LOW GAIN TC: 2ppm/ C typ MONOTONICITY GUARANTEED OVER TEMPERATURE SINGLE 5V TO 15V SUPPLY
More informationQUAD 12-BIT DIGITAL-TO-ANALOG CONVERTER (12-bit port interface)
QUAD -BIT DIGITAL-TO-ANALOG CONVERTER (-bit port interface) FEATURES COMPLETE WITH REFERENCE AND OUTPUT AMPLIFIERS -BIT PORT INTERFACE ANALOG OUTPUT RANGE: ±1V DESCRIPTION is a complete quad -bit digital-to-analog
More informationDual 16-Bit DIGITAL-TO-ANALOG CONVERTER
Dual - DIGITAL-TO-ANALOG CONVERTER FEATURES COMPLETE DUAL V OUT DAC DOUBLE-BUFFERED INPUT REGISTER HIGH-SPEED DATA INPUT: Serial or Parallel HIGH ACCURACY: ±0.003% Linearity Error 14-BIT MONOTONICITY OVER
More informationPrecision Gain=10 DIFFERENTIAL AMPLIFIER
INA Precision Gain= DIFFERENTIAL AMPLIFIER FEATURES ACCURATE GAIN: ±.% max HIGH COMMON-MODE REJECTION: 8dB min NONLINEARITY:.% max EASY TO USE PLASTIC 8-PIN DIP, SO-8 SOIC PACKAGES APPLICATIONS G = DIFFERENTIAL
More informationCMOS 12-Bit Monolithic Multiplying DAC AD7541A
a FEATUES Improved Version of AD754 Full Four-Quadrant Multiplication 2-Bit Linearity (Endpoint) All Parts Guaranteed Monotonic TTL/CMOS Compatible Low Cost Protection Schottky Diodes Not equired Low Logic
More informationHigh Speed FET-Input INSTRUMENTATION AMPLIFIER
High Speed FET-Input INSTRUMENTATION AMPLIFIER FEATURES FET INPUT: I B = 2pA max HIGH SPEED: T S = 4µs (G =,.%) LOW OFFSET VOLTAGE: µv max LOW OFFSET VOLTAGE DRIFT: µv/ C max HIGH COMMON-MODE REJECTION:
More informationa Preliminary Technical Data
a Preliminary Technical Data PELIMINAY TECHNICAL DATA FEATUES 16-bit esolution AD5543 14-btt esolution AD5553 ±1 LSB DNL ±1, ±2 or ±4 LSB INL 2mA Full Scale Current ± 20%, with V EF =10V 0.5µs Settling
More informationProgrammable Gain AMPLIFIER
PGA Programmable Gain AMPLIFIER FEATURES DIGITALLY PROGRAMABLE GAINS: G=,, V/V CMOS/TTL-COMPATIBLE INPUTS LOW GAIN ERROR: ±.5% max, G= LOW OFFSET VOLTAGE DRIFT: µv/ C LOW QUIESCENT CURRENT:.mA LOW COST
More informationSerial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More informationSerial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More informationCurrent Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant Resistors AD5546/AD5556
Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant esistors AD5546/AD5556 FEATUES 16-bit resolution 14-bit resolution 2- or 4-quadrant multiplying DAC ±1 LSB DNL ±1 LSB INL or
More informationCMOS Dual 8-Bit Buffered Multiplying DAC AD7528
a FEATUES On-Chip Latches for Both DACs +5 V to +15 V Operation DACs Matched to 1% Four Quadrant Multiplication TTL/CMOS Compatible Latch Free (Protection Schottkys not equired) APPLICATIONS Digital Control
More informationHigh Speed BUFFER AMPLIFIER
High Speed BUFFER AMPLIFIER FEATURES WIDE BANDWIDTH: MHz HIGH SLEW RATE: V/µs HIGH OUTPUT CURRENT: 1mA LOW OFFSET VOLTAGE: 1.mV REPLACES HA-33 IMPROVED PERFORMANCE/PRICE: LH33, LTC11, HS APPLICATIONS OP
More information12-Bit Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER
DAC764 DAC765 DAC764 DAC765 -Bit Quad Voltage Output DIGITAL-TO-ANALOG CONVERTER FEATURES LOW POWER: 0mW UNIPOLAR OR BIPOLAR OPERATION SETTLING TIME: 0µs to 0.0% -BIT LINEARITY AND MONOTONICITY: to RESET
More informationLC2 MOS Dual 12-Bit DACPORTs AD7237A/AD7247A
a FEATURES Complete Dual 12-Bit DAC Comprising Two 12-Bit CMOS DACs On-Chip Voltage Reference Output Amplifiers Reference Buffer Amplifiers Improved AD7237/AD7247: 12 V to 15 V Operation Faster Interface
More informationDual FET-Input, Low Distortion OPERATIONAL AMPLIFIER
www.burr-brown.com/databook/.html Dual FET-Input, Low Distortion OPERATIONAL AMPLIFIER FEATURES LOW DISTORTION:.3% at khz LOW NOISE: nv/ Hz HIGH SLEW RATE: 25V/µs WIDE GAIN-BANDWIDTH: MHz UNITY-GAIN STABLE
More informationDAC7615 FPO DAC7615. Serial Input, 12-Bit, Quad, Voltage Output DIGITAL-TO-ANALOG CONVERTER GND. Input Register A. DAC Register A.
FPO Serial Input, -Bit, Quad, Voltage Output DIGITAL-TO-ANALOG CONVERTER FEATURES LOW POWER: mw UNIPOLAR OR BIPOLAR OPERATION SETTLING TIME: µs to.% -BIT LINEARITY AND MONOTONICITY: C to USER SELECTABLE
More information16-Bit ANALOG-TO-DIGITAL CONVERTER
16-Bit ANALOG-TO-DIGITAL CONVERTER FEATURES 16-BIT RESOLUTION LINEARITY ERROR: ±0.003% max (KG, BG) NO MISSING CODES GUARANTEED FROM 25 C TO 85 C 17µs CONVERSION TIME (16-Bit) SERIAL AND PARALLEL OUTPUTS
More informationMicroprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER
Microprocessor-Compatible ANALOG-TO-DIGITAL CONVERTER FEATURES COMPLETE 12-BIT A/D CONVERTER WITH REFERENCE, CLOCK, AND 8-, 12-, OR 16-BIT MICROPROCESSOR BUS INTERFACE IMPROVED PERFORMANCE SECOND SOURCE
More informationLow Power, Precision FET-INPUT OPERATIONAL AMPLIFIERS
OPA3 OPA3 OPA3 OPA3 OPA3 OPA3 OPA3 OPA3 OPA3 Low Power, Precision FET-INPUT OPERATIONAL AMPLIFIERS FEATURES LOW QUIESCENT CURRENT: 3µA/amp OPA3 LOW OFFSET VOLTAGE: mv max HIGH OPEN-LOOP GAIN: db min HIGH
More informationSingle Supply, MicroPower INSTRUMENTATION AMPLIFIER
Single Supply, MicroPower INSTRUMENTATION AMPLIFIER FEATURES LOW QUIESCENT CURRENT: µa WIDE POWER SUPPLY RANGE Single Supply:. to Dual Supply:.9/. to ± COMMON-MODE RANGE TO (). RAIL-TO-RAIL OUTPUT SWING
More information250mA HIGH-SPEED BUFFER
ma HIGH-SPEED BUFFER FEATURES HIGH OUTPUT CURRENT: ma SLEW RATE: V/µs PIN-SELECTED BANDWIDTH: MHz to MHz LOW QUIESCENT CURRENT:.mA (MHz ) WIDE SUPPLY RANGE: ±. to ±V INTERNAL CURRENT LIMIT THERMAL SHUTDOWN
More informationHigh Power Monolithic OPERATIONAL AMPLIFIER
High Power Monolithic OPERATIONAL AMPLIFIER FEATURES POWER SUPPLIES TO ±0V OUTPUT CURRENT TO 0A PEAK PROGRAMMABLE CURRENT LIMIT INDUSTRY-STANDARD PIN OUT FET INPUT TO- AND LOW-COST POWER PLASTIC PACKAGES
More informationPrecision INSTRUMENTATION AMPLIFIER
Precision INSTRUMENTATION AMPLIFIER FEATURES LOW OFFSET VOLTAGE: µv max LOW DRIFT:.µV/ C max LOW INPUT BIAS CURRENT: na max HIGH COMMON-MODE REJECTION: db min INPUT OVER-VOLTAGE PROTECTION: ±V WIDE SUPPLY
More informationAD7837/AD7847 SPECIFICATIONS 1 (V DD = +15 V 5%, V SS = 15 V 5%, AGNDA = AGNDB = DGND
AD7837/AD787 SPECIFICATIONS 1 (V DD = +15 V 5%, = 15 V 5%, AGNDA = AGNDB = DGND = O V. V EFA = V EFB = +10 V, L = 2 k, C L = 100 pf [ connected to FB AD7837]. All specifications T MIN to T MAX unless otherwise
More informationMicroprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER
Microprocessor-Compatible 1-BIT DIGITAL-TO-ANALOG CONVERTER FEATURES ±1/LSB NONLINEARITY OVER TEMPERATURE GUARANTEED MONOTONIC OVER TEMPERATURE LOW POWER: 7mW typ DIGITAL INTERFACE DOUBLE BUFFERED: 1 AND
More informationMicroprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER
Microprocessor-Compatible 1-BIT DIGITAL-TO-ANALOG CONVERTER FEATURES SINGLE INTEGRATED CIRCUIT CHIP MICROCOMPUTER INTERFACE: DOUBLE-BUFFERED LATCH VOLTAGE OUTPUT: ±10V, ±V, +10V MONOTONICITY GUARANTEED
More informationPrecision, Low Power INSTRUMENTATION AMPLIFIER
Precision, Low Power INSTRUMENTATION AMPLIFIER FEATURES LOW OFFSET VOLTAGE: µv max LOW DRIFT:.µV/ C max LOW INPUT BIAS CURRENT: na max HIGH CMR: db min INPUTS PROTECTED TO ±V WIDE SUPPLY RANGE: ±. to ±V
More informationPrecision, Low Power INSTRUMENTATION AMPLIFIERS
INA9 INA9 INA9 Precision, Low Power INSTRUMENTATION AMPLIFIERS FEATURES LOW OFFSET VOLTAGE: µv max LOW DRIFT:.µV/ C max LOW INPUT BIAS CURRENT: na max HIGH CMR: db min INPUTS PROTECTED TO ±V WIDE SUPPLY
More informationSAMPLE/HOLD AMPLIFIER
SAMPLE/HOLD AMPLIFIER FEATURES FAST (µs max) ACQUISITION TIME (1-bit) APERTURE JITTER: 00ps POWER DISSIPATION: 300mW COMPATIBLE WITH HIGH RESOLUTION A/D CONVERTERS ADC7, PCM75, AND ADC71 DESCRIPTION The
More informationHigh Speed FET-INPUT OPERATIONAL AMPLIFIERS
OPA OPA OPA OPA OPA OPA OPA OPA OPA High Speed FET-INPUT OPERATIONAL AMPLIFIERS FEATURES FET INPUT: I B = 5pA max WIDE BANDWIDTH: MHz HIGH SLEW RATE: V/µs LOW NOISE: nv/ Hz (khz) LOW DISTORTION:.% HIGH
More informationLC2 MOS Octal 8-Bit DAC AD7228A
a FEATURES Eight 8-Bit DACs with Output Amplifiers Operates with Single +5 V, +12 V or +15 V or Dual Supplies P Compatible (95 ns WR Pulse) No User Trims Required Skinny 24-Pin DlPs, SOIC, and 28-Terminal
More informationHigh Power Monolithic OPERATIONAL AMPLIFIER
High Power Monolithic OPERATIONAL AMPLIFIER FEATURES POWER SUPPLIES TO ±0V OUTPUT CURRENT TO 0A PEAK PROGRAMMABLE CURRENT LIMIT INDUSTRY-STANDARD PIN OUT FET INPUT TO- AND LOW-COST POWER PLASTIC PACKAGES
More informationOctal 14-Bit, Parallel Input, Voltage-Output DAC AD7841
a FEATUES Eight -Bit s in One Package Voltage Outputs Offset Adjust for Each Pair eference ange of 5 V Maximum Output Voltage ange of V 5 V % Operation Clear Function to User-Defined Voltage -Lead MQFP
More informationVoltage-to-Frequency and Frequency-to-Voltage CONVERTER
Voltage-to-Frequency and Frequency-to-Voltage CONVERTER FEATURES OPERATION UP TO 00kHz EXCELLENT LINEARITY ±0.0% max at 0kHz FS ±0.0% max at 00kHz FS V/F OR F/V CONVERSION MONOTONIC VOLTAGE OR CURRENT
More informationDescription. Ordering Information LINEARITY (INL, DNL) PART NUMBER. CA3338E ±1.0 LSB -40 o C to +85 o C 16 Lead Plastic DIP
SEMICONDUCTO December 1993 Features Description CMOS Video Speed -Bit D/A Converter CMOS/SOS Low Power Output, Segmented for Low Glitch CMOS/TTL Compatible Inputs Fast Settling: 2ns (Typ) to 1 / 2 LSB
More informationPrecision OPERATIONAL AMPLIFIER
OPA77 查询 OPA77 供应商 OPA77 OPA77 Precision OPERATIONAL AMPLIFIER FEATURES LOW OFFSET VOLTAGE: µv max LOW DRIFT:.µV/ C HIGH OPEN-LOOP GAIN: db min LOW QUIESCENT CURRENT:.mA typ REPLACES INDUSTRY-STANDARD
More informationCMOS 8-Bit Buffered Multiplying DAC AD7524
a FEATURES Microprocessor Compatible (6800, 8085, Z80, Etc.) TTL/ CMOS Compatible Inputs On-Chip Data Latches Endpoint Linearity Low Power Consumption Monotonicity Guaranteed (Full Temperature Range) Latch
More informationLC2 MOS Quad 14-Bit DAC AD7836
a FEATUES Four 4-Bit s in One Package Voltage Outputs Separate Offset Adjust for Each Output eference ange of 5 V Maximum Output Voltage ange of 0 V Clear Function to User-Defined Code 44-Pin MQFP Package
More informationOBSOLETE. 16-Bit/18-Bit, 16 F S PCM Audio DACs AD1851/AD1861
a FEATURES 0 db SNR Fast Settling Permits 6 Oversampling V Output Optional Trim Allows Super-Linear Performance 5 V Operation 6-Pin Plastic DIP and SOIC Packages Pin-Compatible with AD856 & AD860 Audio
More informationSPT Bit, 40 MSPS, 160mW A/D Converter
10-Bit, 40 MSPS, 160mW A/D Converter FEATUES Monolithic 40 MSPS converter 160 mw power dissipation On-chip track-and-hold Single +5 V power supply TTL/CMOS outputs 5 pf input capacitance Low cost Tri-state
More information16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS
PCM54 PCM55 DESIGNED FOR AUDIO 6-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS FEATURES PARALLEL INPUT FORMAT 6-BIT RESOLUTION 5-BIT MONOTONICITY (typ) 92dB TOTAL HARMONIC DISTORTION (K Grade) 3µs SETTLING
More information12-Bit 256MHz Monolithic DIGITAL-TO-ANALOG CONVERTER
12-Bit 256MHz Monolithic DIGITAL-TO-ANALOG CONVERTER FEATURES 12-BIT RESOLUTION 256MHz UPDATE RATE 73dB HARMONIC DISTORTION AT 1MHz LASER TRIMMED ACCURACY: 1/2LSB 5.2V SINGLE POWER SUPPLY EDGE-TRIGGERED
More informationLow Cost 10-Bit Monolithic D/A Converter AD561
a FEATURES Complete Current Output Converter High Stability Buried Zener Reference Laser Trimmed to High Accuracy (1/4 LSB Max Error, AD561K, T) Trimmed Output Application Resistors for 0 V to +10 V, 5
More informationHigh Accuracy INSTRUMENTATION AMPLIFIER
INA High Accuracy INSTRUMENTATION AMPLIFIER FEATURES LOW DRIFT:.µV/ C max LOW OFFSET VOLTAGE: µv max LOW NONLINEARITY:.% LOW NOISE: nv/ Hz HIGH CMR: db AT Hz HIGH INPUT IMPEDANCE: Ω -PIN PLASTIC, CERAMIC
More informationLow Power INSTRUMENTATION AMPLIFIER
INA2 ABRIDGED DATA SHEET For Complete Data Sheet Call Fax Line -800-8- Request Document Number 2 Low Power INSTRUMENTATION AMPLIFIER FEATURES LOW QUIESCENT CURRENT: 0µA max INTERNAL GAINS:,, 0, 00 LOW
More informationLC2 MOS Complete 12-Bit Multiplying DAC AD7845
a FEATURES 12-Bit CMOS MDAC with Output Amplifier 4-Quadrant Multiplication Guaranteed Monotonic (T MIN to T MAX ) Space-Saving 0.3" DIPs and 24- or 28-Terminal Surface Mount Packages Application Resistors
More informationLow Cost 12-Bit CMOS Four-Quadrant Multiplying DIGITAL-TO-ANALOG CONVERTER
Low Cost 2-Bit CMOS Four-Quadrant Multiplying DIGITAL-TO-ANALOG CONVERTER FEATURES FULL FOUR-QUADRANT MULTIPLICATION 2-BIT END-POINT LINEARITY DIFFERENTIAL LINEARITY ±/2LSB MAX OVER TEMPERATURE MONOTONICITY
More informationUltra-Low Bias Current Difet OPERATIONAL AMPLIFIER
OPA9 Ultra-Low Bias Current Difet OPERATIONAL AMPLIFIER FEATURES ULTRA-LOW BIAS CURRENT: fa max LOW OFFSET: mv max LOW DRIFT: µv/ C max HIGH OPEN-LOOP GAIN: 9dB min LOW NOISE: nv/ Hz at khz PLASTIC DIP
More informationOBSOLETE. Low Cost Quad Voltage Controlled Amplifier SSM2164 REV. 0
a FEATURES Four High Performance VCAs in a Single Package.2% THD No External Trimming 12 db Gain Range.7 db Gain Matching (Unity Gain) Class A or AB Operation APPLICATIONS Remote, Automatic, or Computer
More information8408 Quad 8-Bit Multiplying CMOS D/A Converter with Memory
Quad 8-Bit Multiplying CMOS FEATURES: RAD-PAK patented shielding against natural space radiation Total dose hardness: - equal to 100 krad (Si), depending upon orbit and space mission Package: - 28 pin
More informationVoltage-to-Frequency and Frequency-to-Voltage CONVERTER
Voltage-to-Frequency and Frequency-to-Voltage CONVERTER FEATURES OPERATION UP TO 500kHz EXCELLENT LINEARITY ±0.0% max at 0kHz FS ±0.05% max at 00kHz FS V/F OR F/V CONVERSION MONOTONIC VOLTAGE OR CURRENT
More informationDual 12-Bit Double-Buffered Multiplying CMOS D/A Converter DAC8222
a FEATURES Two Matched 12-Bit DACs on One Chip Direct Parallel Load of All 12 Bits for High Data Throughput Double-Buffered Digital Inputs 12-Bit Endpoint Linearity ( 1/2 LSB) Over Temperature +5 V to
More informationLow Noise, Low Distortion INSTRUMENTATION AMPLIFIER
Low Noise, Low Distortion INSTRUMENTATION AMPLIFIER FEATURES LOW NOISE: nv/ Hz LOW THDN:.9% at khz, G = HIGH GBW: MHz at G = WIDE SUPPLY RANGE: ±9V to ±V HIGH CMRR: >db BUILT-IN GAIN SETTING RESISTORS:
More informationMatched Monolithic Quad Transistor MAT14
Matched Monolithic Quad Transistor MAT4 FEATUES Low offset voltage: 400 µv maximum High current gain: 300 minimum Excellent current gain match: 4% maximum Low voltage noise density at 00 Hz, ma 3 nv/ Hz
More informationOctal Sample-and-Hold with Multiplexed Input SMP18
a FEATURES High Speed Version of SMP Internal Hold Capacitors Low Droop Rate TTL/CMOS Compatible Logic Inputs Single or Dual Supply Operation Break-Before-Make Channel Addressing Compatible With CD Pinout
More informationMicroprocessor-Compatible 12-Bit D/A Converter AD667*
a FEATURES Complete 12-Bit D/A Function Double-Buffered Latch On Chip Output Amplifier High Stability Buried Zener Reference Single Chip Construction Monotonicity Guaranteed Over Temperature Linearity
More informationVoltage-to-Frequency and Frequency-to-Voltage Converter ADVFC32
a FEATURES High Linearity 0.01% max at 10 khz FS 0.05% max at 100 khz FS 0.2% max at 500 khz FS Output TTL/CMOS Compatible V/F or F/V Conversion 6 Decade Dynamic Range Voltage or Current Input Reliable
More information12-Bit Serial Input DIGITAL-TO-ANALOG CONVERTER
-Bit Serial Input DIGITAL-TO-ANALOG CONVERTER FEATURES LOW POWER:.5mW FAST SETTLING: 7µs to LSB mv LSB WITH.95V FULL-SCALE RANGE COMPLETE WITH REFERENCE -BIT LINEARITY AND MONOTONICITY OVER INDUSTRIAL
More information10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
19-195; Rev 1; 1/4 1-Bit, Low-Power, Rail-to-Rail General Description The is a small footprint, low-power, 1-bit digital-to-analog converter (DAC) that operates from a single +.7V to +5.5V supply. The
More informationImproved Second Source to the EL2020 ADEL2020
Improved Second Source to the EL ADEL FEATURES Ideal for Video Applications.% Differential Gain. Differential Phase. db Bandwidth to 5 MHz (G = +) High Speed 9 MHz Bandwidth ( db) 5 V/ s Slew Rate ns Settling
More informationHigh Current High Power OPERATIONAL AMPLIFIER
OPA High Current High Power OPERATIONAL AMPLIFIER FEATURES WIDE SUPPLY RANGE: ±V to ±V HIGH OUTPUT CURRENT: A Peak CLASS A/B OUTPUT STAGE: Low Distortion SMALL TO- PACKAGE APPLICATIONS SERVO AMPLIFIER
More informationDual FET-Input, Low Distortion OPERATIONAL AMPLIFIER
Dual FET-Input, Low Distortion OPERATIONAL AMPLIFIER FEATURES LOW DISTORTION:.3% at khz LOW NOISE: nv/ Hz HIGH SLEW RATE: 2V/µs WIDE GAIN-BANDWIDTH: 2MHz UNITY-GAIN STABLE WIDE SUPPLY RANGE: V S = ±4.
More informationMonolithic SAMPLE/HOLD AMPLIFIER
SHC9 SHC9A Monolithic SAMPLE/HOLD AMPLIFIER FEATURES -BIT THROUGHPUT ACCURACY LESS THAN µs ACQUISITION TIME WIDEBAND NOISE LESS THAN µvrms RELIABLE MONOLITHIC CONSTRUCTION Ω INPUT RESISTANCE TTL-CMOS-COMPATIBLE
More informationCurrent Output/Serial Input, 16-Bit DAC AD5543-EP
Data Sheet Current Output/Serial Input, 16-Bit DAC FEATURES FUNCTIONAL BLOCK DIAGRAM 1/+2 LSB DNL ±3 LSB INL Low noise: 12 nv/ Hz Low power: IDD = 1 μa.5 μs settling time 4Q multiplying reference input
More information+3 Volt, Serial Input. Complete 12-Bit DAC AD8300
a FEATURES Complete 2-Bit DAC No External Components Single +3 Volt Operation.5 mv/bit with 2.475 V Full Scale 6 s Output Voltage Settling Time Low Power: 3.6 mw Compact SO-8.5 mm Height Package APPLICATIONS
More informationDual FET-Input, Low Distortion OPERATIONAL AMPLIFIER
www.burr-brown.com/databook/.html Dual FET-Input, Low Distortion OPERATIONAL AMPLIFIER FEATURES LOW DISTORTION:.3% at khz LOW NOISE: nv/ Hz HIGH SLEW RATE: 25V/µs WIDE GAIN-BANDWIDTH: MHz UNITY-GAIN STABLE
More informationPrecision 4mA to 20mA CURRENT LOOP RECEIVER
Precision ma to 0mA CURRENT LOOP RECEIVER FEATURES COMPLETE -0mA TO 0-V CONVERSION INTERNAL SENSE RESISTORS PRECISION 0V REFERENCE BUILT-IN LEVEL-SHIFTING ±0V COMMON-MODE INPUT RANGE 0.% OVERALL CONVERSION
More informationHigh Speed 12-Bit Monolithic D/A Converters AD565A/AD566A
a FEATURES Single Chip Construction Very High Speed Settling to 1/2 AD565A: 250 ns max AD566A: 350 ns max Full-Scale Switching Time: 30 ns Guaranteed for Operation with 12 V (565A) Supplies, with 12 V
More information+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
19-1560; Rev 1; 7/05 +2.7V to +5.5V, Low-Power, Triple, Parallel General Description The parallel-input, voltage-output, triple 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V
More informationPART MAX5541ESA REF CS DIN SCLK. Maxim Integrated Products 1
9-572; Rev 2; 6/2 Low-Cost, +5, Serial-Input, General Description The serial-input, voltage-output, 6-bit monotonic digital-to-analog converter (DAC) operates from a single +5 supply. The DAC output is
More informationHigh Precision, 2.5 V IC Reference AD580
High Precision, 2.5 V IC eference AD580 FEATUES Laser-trimmed to high accuracy: 2.500 V ±0.4% 3-terminal device: voltage in/voltage out Excellent temperature stability: 10 ppm/ C (AD580M, U) Excellent
More informationPrecision G = 100 INSTRUMENTATION AMPLIFIER
Precision G = INSTRUMENTATION AMPLIFIER FEATURES LOW OFFSET VOLTAGE: 5µV max LOW DRIFT:.5µV/ C max LOW INPUT BIAS CURRENT: na max HIGH COMMON-MODE REJECTION: db min INPUT OVERVOLTAGE PROTECTION: ±V WIDE
More information12-Bit, Low-Power, Dual, Voltage-Output DAC with Serial Interface
19-2124; Rev 2; 7/3 12-Bit, Low-Power, Dual, Voltage-Output General Description The dual,12-bit, low-power, buffered voltageoutput, digital-to-analog converter (DAC) is packaged in a space-saving 8-pin
More informationFast-Settling FET-Input INSTRUMENTATION AMPLIFIER
INA Fast-Settling FET-Input INSTRUMENTATION AMPLIFIER FEATURES LOW BIAS CURRENT: pa max FAST SETTLING: 4µs to.% HIGH CMR: db min; db at khz INTERNAL GAINS:,,,, VERY LOW GAIN DRIFT: to ppm/ C LOW OFFSET
More information+5 Volt, Parallel Input Complete Dual 12-Bit DAC AD8582
MIN Volts LINEARITY ERROR LSB a FEATURES Complete Dual -Bit DAC No External Components Single + Volt Operation mv/bit with.9 V Full Scale True Voltage Output, ± ma Drive Very Low Power: mw APPLICATIONS
More informationPrecision 4mA to 20mA CURRENT LOOP RECEIVER
Precision ma to 0mA CURRENT LOOP RECEIVER FEATURES COMPLETE -0mA TO 0-V CONVERSION INTERNAL SENSE RESISTORS PRECISION 0V REFERENCE BUILT-IN LEVEL-SHIFTING ±0V COMMON-MODE INPUT RANGE 0.% OVERALL CONVERSION
More informationCMOS 12-Bit Buffered Multiplying DAC AD7545A
a FEATURES Improved Version of AD7545 Fast Interface Timing All Grades 12-Bit Accurate 20-Lead DIP and Surface Mount Packages Low Cost CMOS 12-Bit Buffered Multiplying DAC AD7545A FUNCTIONAL BLOCK DIAGRAM
More informationHigh Current, High Power OPERATIONAL AMPLIFIER
High Current, High Power OPERATIONAL AMPLIFIER FEATURES HIGH OUTPUT CURRENT: A WIDE POWER SUPPLY VOLTAGE: ±V to ±5V USER-SET CURRENT LIMIT SLEW RATE: V/µs FET INPUT: I B = pa max CLASS A/B OUTPUT STAGE
More informationPrecision VOLTAGE REFERENCE
Precision VOLTAGE REFEREE FEATURES 10V ±0.00PUT VERY LOW DRIFT:.ppm/ C max EXCELLENT STABILITY: ppm/1000hr typ EXCELLENT LINE REGULATION: 1ppm/V max EXCELLENT LOAD REGULATION: 10ppm/mA max LOW NOISE: µvp-p
More information+10V Precision VOLTAGE REFERENCE
+1V Precision VOLTAGE REFEREE FEATURES OUTPUT VOLTAGE: +1V ±.% max EXCELLENT TEMPERATURE STABILITY: 8.ppm/ C max ( C to +8 C) LOW NOISE: µvp-p typ (.1Hz to 1Hz) EXCELLENT LINE REGULATION:.1%/V max EXCELLENT
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from + V to + V Dual Supply Capability from. V to 8 V Excellent Load
More information2.7 V to 5.5 V, 140 A, Rail-to-Rail Output 8-Bit DAC in a SOT-23 AD5300 *
a FEATUES Single 8-Bit DAC 6-Lead SOT-23 and 8-Lead MSOP Packages Micropower Operation: 14 A @ 5 V Power-Down to 2 na @ 5 V, 5 na @ 3 V 2.7 V to 5.5 V Power Supply Guaranteed Monotonic by Design eference
More informationSPT BIT, 25 MSPS, 135 mw A/D CONVERTER
FEATUES Monolithic 25 MSPS converter 135 mw power dissipation On-chip track-and-hold Single +5 V power supply TTL/CMOS outputs 5 pf input capacitance Low cost Tri-state output buffers High ESD protection:
More informationSENSOR DESIGN, SIGNAL CONDITIONING, AND INTERFACING PROJECT MAE 534 Mechatronics Design SPRING 1999 Dr. Ramasubramanian
SENSOR DESIGN, SIGNAL CONDITIONING, AND INTERFACING PROJECT MAE 534 Mechatronics Design SPRING 1999 Dr. Ramasubramanian DUE: FEBRUARY 24, 1999 WEDNESDAY AT CLASS TIME. PROJECT DESCRIPTION: Design a Beam-based
More informationOP SPECIFICATIONS ELECTRICAL CHARACTERISTICS (V S = ± V, T A = C, unless otherwise noted.) OPA/E OPF OPG Parameter Symbol Conditions Min Typ Max Min T
a FEATURES Excellent Speed:. V/ms Typ Fast Settling (.%): ms Typ Unity-Gain Stable High-Gain Bandwidth: MHz Typ Low Input Offset Voltage: mv Max Low Offset Voltage Drift: mv/ C Max High Gain: V/mV Min
More informationOBSOLETE. High-Speed, Dual Operational Amplifier OP271 REV. A. Figure 1. Simplified Schematic (One of the two amplifiers is shown.
a FEATURES Excellent Speed:. V/ms Typ Fast Settling (.%): ms Typ Unity-Gain Stable High-Gain Bandwidth: MHz Typ Low Input Offset Voltage: mv Max Low Offset Voltage Drift: mv/ C Max High Gain: V/mV Min
More informationTLC7524C, TLC7524E, TLC7524I 8-BIT MULTIPLYING DIGITAL-TO-ANALOG CONVERTERS
Easily Interfaced to Microprocessors On-Chip Data Latches Monotonic Over the Entire A/D Conversion ange Segmented High-Order Bits Ensure Low-Glitch Output Interchangeable With Analog Devices AD7524, PMI
More informationHigh-Voltage, Internally Powered ISOLATION AMPLIFIER
ISO17 High-Voltage, Internally Powered ISOLATION AMPLIFIER FEATURES SIGNAL AND POWER IN ONE TRIPLE-WIDE PACKAGE 8Vpk TEST VOLTAGE 5Vrms CONTINUOUS AC BARRIER RATING WIDE INPUT SIGNAL RANGE: 1V to 1V WIDE
More informationDual Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant Resistors AD5547/AD5557
Dual Current Output, Parallel Input, 16-/14-Bit Multiplying DACs with 4-Quadrant esistors AD5547/AD5557 FEATUES Dual channel 16-bit resolution: AD5547 14-bit resolution: AD5557 - or 4-quadrant, 4 MHz BW
More informationMONOLITHIC PHOTODIODE AND AMPLIFIER 300kHz Bandwidth at R F = 1MΩ
MONOLITHIC PHOTODIODE AND AMPLIFIER khz Bandwidth at R F = MΩ FEATURES BOOTSTRAP ANODE DRIVE: Extends Bandwidth: 9kHz (R F = KΩ) Reduces Noise LARGE PHOTODIODE:.9" x.9" HIGH RESPONSIVITY:.4A/W (6nm) EXCELLENT
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationPHOTODIODE WITH ON-CHIP AMPLIFIER
PHOTODIODE WITH ON-CHIP AMPLIFIER FEATURES BANDWIDTH: khz PHOTODIODE SIZE:.9 x.9 inch (2.29 x 2.29mm) FEEDBACK RESISTOR HIGH RESPONSIVITY: A/W (6nm) LOW DARK ERRORS: 2mV WIDE SUPPLY RANGE: ±2.2 to ±18V
More informationHigh Common-Mode Voltage Difference Amplifier AD629
a FEATURES Improved Replacement for: INAP and INAKU V Common-Mode Voltage Range Input Protection to: V Common Mode V Differential Wide Power Supply Range (. V to V) V Output Swing on V Supply ma Max Power
More informationQuad Audio Switch REV. B BLOCK DIAGRAM OF ONE SWITCH CHANNEL
a FEATURES CIickless Bilateral Audio Switching Four SPST Switches in a -Pin Package Ultralow THD+N:.8% @ khz ( V rms, R L = k ) Low Charge Injection: 3 pc typ High OFF Isolation: db typ (R L = k @ khz)
More information