Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits
|
|
- Oswald O’Connor’
- 5 years ago
- Views:
Transcription
1 IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits Parisa Soleimani, Reza Sabbaghi-Nadooshan, Sattar Mirzakuchaki, and Mahdi Bagheri 4 Member of Scientific Association of Electrical and Electronic Engineering, Islamic Azad University, Central Tehran branch Punak, Tehran, Iran parisa.soleimani@gmail.com Department of electronic engineering Islamic Azad University, Central Tehran branch Punak, Tehran, Iran r_sabbaghi@iauctb.ac.ir Department of electronic engineering Iran University of Science and Technology Narmak, Tehran, , Iran M_kuchaki@iust.ac.ir 4 Department of electronic engineering Iran University of Science and Technology Narmak, Tehran, , Iran m-bagheri@elec.iust.ac.ir Abstract Evolvable hardware (EHW) is a set of techniques that are based on the idea of combining reconfiguration hardware systems with evolutionary algorithms. In other word, EHW has two sections; the reconfigurable hardware and evolutionary algorithm where the configurations are under the control of an evolutionary algorithm. This paper, suggests a method to design and optimize the synchronous sequential circuits. Genetic algorithm (GA) was applied as evolutionary algorithm. In this approach, for building input combinational logic circuit of each DFF, and also output combinational logic circuit, the cell arrays have been used. The obtained results show that our method can reduce the average number of generations by limitation the search space. Keywords: Combinational logic circuit, Evolutionary algorithms, Evolvable hardware, genetic algorithm, sequential logic circuit.. Introduction The aim of evolvable hardware is the self-sufficient reconfiguration of hardware structure in order to improve performance. In designing and optimizing of the evolutionary circuit, an optimization algorithm searches the all space of possible circuits and determines solution circuits with desired functional response. Simpler structure of combinational circuits in compare with sequential circuits and the lack of feedback in this circuits is caused more researches have been done in this field. Different evolutionary algorithms have been used to evolve combinational logic circuits, for example Vasicek used Cartesian genetic programming [], Stomeo employed evolutionary strategy [], and Jackson used genetic programming []. On the other hand, relatively few efforts have been done to evolve the sequential logic circuits [4]. For example, Higuchi used GA to search for circuits that represent the desired state transition function [5]. Manovit synthesized frequency detector, odd parity detector, module-5 counter, serial adder [6]. Aporntewan evolved serial adder, 00 detector, module-5 counter, Reversible 8-counter with genetic algorithm [7]. Solimon designed -bit up-counter [8], and Shanthi evolved module-6 counter, lion circuit [9]. In this paper, we have proposed a method for designing and optimizing the synchronous sequential logic circuits with 00% functionality and minimal number of logic gates.
2 IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): In the rest of this paper, sections consider the main idea of the proposed method. Section describes GA operators. Section 4 describes details of process to define structure of chromosomes. Section 5 explains fitness evaluation process to evaluate the performance of evolved circuits. Simulation environment has been described in section 6. Section 7 summarizes the experiment of proposed method on two sequential circuits and shows the simulation results for target circuits. Finally, in section 8 the conclusion of this paper is presented.. The Proposed Method The structure of sequential logic circuits comprises a set of two sections of combinational logic circuit and D flipflops [0]. In this approach, for designing combinational parts, we present a constant structure of two dimensional rectangular arrays of logic gates. We put this array to input of each DFF for building their next states, and before the primary outputs to build the outputs of target circuit as Fig.. With evaluation of each array separately, speed of evolution is increased and the evolution time is decreased. The described array for building combinational logic parts is shown in Fig.. This array has R rows and C columns and their logic gates are chosen from AND, OR, XOR, and NOT gates. Except NOT gate, the other gates have two inputs and one output. Each gate input can be obtained from primary inputs, Present states of DFFs, or output of each left neighbor gate. One Multiplexer is added to the inputs of gates in each array, the input of DFFs, and before the primary outputs. We change connection between gates and DFFs by changing the selection bits of multiplexers. Hence, by determining the proposed structure of chromosome encoding (section 4) and by using genetic algorithm, we have evaluated the different states of logic gate connections to achieve correct functionality and minimum number of logic gates. Figure. Block diagram of the proposed method for sequential logic circuit with two DFFs Figure. Schematic of the rectangular array structure for building combinational logic parts.
3 IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): Genetic Algorithm Operations In this paper, genetic algorithm has been used to evolve the particular circuit. Genetic algorithm is a general search technique that can be applied to search problems where the solution can not be identified within a finite period of time. In this approach, individuals have been defined in type of bit string. We described genetic algorithm operators as follows:. Selection: we have chosen the roulette wheel as a method for parent selection.. Crossover: a pair of parents produce child by using onepoint crossover.. Mutation: mutation is described as a random change of genes in the chromosome. The mutation method that has been used in this study is the uniform mutation. In our experiments, population size has been defined as 0 and maximum number of generations is set to 40,000. The algorithm is stopped if there is no advance in the fitness function for 0,000 consecutive generations, or fitness value reach to -00(maximum value of fitness). This is for overcome the stalling effect. Figure. Block diagrom of cell array after adding multiplexer to it. 4. Chromosome Encoding The basic concept behind the combination of reconfigurable hardware systems and evolutionary algorithm (similar to GAs in EHW) is to regard the configuration bits for the reconfigurable hardware devices as chromosomes for the genetic algorithms. If the fitness function is correctly designed for a task, then the genetic algorithm can autonomously find the best hardware configuration in terms of the chromosomes (i.e. configuration bits). The chromosome defines the construction of the logic circuit and the connectivity between logic gates. In this approach, we have put a multiplexer to input of each gate, DFFs, and before the primary outputs. Fig. shows block diagram of cell array after adding multiplexer to it. We changed connection between gates and DFFs by changing the selection bits of multiplexers. Inputs of multiplexers of logic gates are taken from primary inputs, present states of DFFs, outputs of all gates that is the neighbor left column, and constant values that set equal 0 and. Also inputs of multiplexers of DFFs and primary outputs are obtained from primary inputs and outputs of all logic gates that are on the all left columns. Fig. 4 depicts the structure of multiplexer that is used. Figure 4. Structure of Multiplexer has been used in Fig. Changing selection bits of multiplexers leads to different connectivity between logic gates of circuit. We have used the selection bits of multiplexer as chromosome genes as Fig. 5.
4 IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): S S S S4 S5 S6 S7 S8 A0 A A EN +VCC -VCC DRAIN S S S S4 S5 S6 S7 S8 A0 A A EN +VCC -VCC DRAIN Figure 5. Structure of chromosome encoding. 5. Fitness Evaluation Process A fitness function in GA measures goodness of every individual in population with respect to the problem under consideration. We used finite state machine (FSM) for evaluation of sequential circuits. In this method, first the desired state is set in the circuit flip flops and then we changed the value in primary inputs and compared the output of circuit with the desired ones. If these two values are equal, then the fitness value is increased. In proposed method, we measured fitness function by two main criteria: design and optimization. In the first criteria, functionality of the circuit is evaluated. Our first objective indicator is evolving a circuit that has 00% functionality. Then in the second criteria, optimization has been performed by reducing the numbers of logic gates that are used in the target circuit. Fitness optimization is activated once design fitness value reaches 00% functionality. 8 F Design =F Design + number of equal output bits. () 4. The steps - have been repeated for the remaining states of FSM and functionality of circuit has been evaluated. The optimization criterion has been calculated as follow steps:. The initial value for optimization criterion has been considered as: F Optimization = R*C (). For each individual, total number of logic gates have been calculated. So, we can use this equation to find optimization fitness: F Optimization = (R*C) - number of logic gates that is used in new circuit. () Now, the final fitness of individual could be calculated by using this equation: F final = F Design + F Optimization (4) Both of the procedures described above are applied for evaluation of combinational parts of sequential logic circuit. 6. Simulation Environment In this method, we used Modelsim as VHDL hardware programming language simulator and MATLAB software for implement GA. Also we used GA toolbox in MATLAB Revision 00 software to run the evolutionary algorithm. In addition we used simulator link TM MQ toolbox in this software. It can access to Modelsim, open HDL code, run it for different inputs that are determined in MATLAB code and save outputs in the variables of MATLAB codes. Hence this toolbox is as a link between Modelsim and MATLAB. Fig. 6 shows block diagram of this process. The design criterion of any individual is evaluated as these steps:. The initial value for design fitness has been considered to zero.. The primary inputs and present state of DFFs have been set externally. Then the value of next state of DFFs and primary output of the circuit is measured after sending a clock signal to DFF.. The corresponding output with desired output has been compared. We can use this equation to measure fitness: Figure 6. Structure of chromosome encoding[].
5 IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): Experiments and Results In this section, the proposed method is experimented on two types of the sequential circuits. a)00 Sequetial detector The first circuit is a 00 sequential detector. The target sequence detector circuit has one input, one output, and four internal states. State transition graph of this circuit has been shown in Fig. 7. In this method, we designed the target detector based on the symbolic transition table shown in Fig. 8. In this figure, step shows the symbolic state table of FSM and state assignment to each state. In step, STT of the target circuit is shown. In step, STT of the circuit is divided into input combinational logic subcircuit A and B and output combinational logic subcircuit C [0]. This circuit has four states that uses two DFFs. As we explained in previous sections, we evaluated each subcircuit A, B, and C separately. Finally, the sequential circuit is assembled. The evolved circuit is shown in Fig. 9. Figure 8. Process of STT of 00 sequential circuit where.i input=input+present state bits,.o defined the number of outputs calculated, outputs of subcircuit A and B =next states of DFFs and output of subcircuit C =primary output bits,.p is the number of product terms Subcircuit A Subcircuit B Subcircuit C X CLK Q' Q' CLK Output Figure Detector (a) state transition graph, (b) state transition table, (c) state assignment[0]. This circuit includes two gates in subcircuit A and three gates in subcircuit C and there is not any gate in subcircuit B. The results that have been achieved by proposed method in compare with [] have been shown in Table. In this circuit, maximum number of the generations for evaluation of subcircuit A was 40 generations, for subcircuit B was 00 generations and for subcircuit C was 500 generations. We attained above results after 0 runs. In comparison with the method was presented in [], our method uses the less gates, less generations, and the less times of evaluation to get 00% functionality. Also optimization decreases search space for GA by evolution of combinational parts of sequential circuit separately. Figure 9. Evolved optimal circuit solution for 00 detector. TABLE I. SOLUTION OBTAINED FOR 00 DETECTOR BASED ON FIG.9 Proposal approach Almaini [] D A =XB +A D A =X A B+X AB +XAB D B =X D B =A B+AB +XB Z=X A B Z=X AB Subcircuits of A,B= Subcircuits of A,B= Subcircuit C= Subcircuit C=
6 IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): b) Sequential detector with 6 states We experiment another sequential detector in this section. This circuit has six states and uses three DFFs. State transition graph of this circuit has been shown in Fig. 0. We evolved this circuit similar to previous experiment. Fig. depicts evolved circuit. In this circuit, subcircuit A has one gate, subcircuit B has five gates, subcircuit C has one gate and there is not any gate in subcircuit D. In this experiment, the maximum number of the generations for evaluation of subcircuit A was 60 generations, for subcircuit B was 0000 generations, for subcircuit C was 80 generations and for subcircuit D was 805 generations. We attained these results after 50 runs. Table compares our method with manual method and proposed method in [0]. The solution obtained by manual method, uses almost times more gates than the circuit created by our method, and the method solution reported in [0] uses one gate more than our method. Maximum number of generations in [0] is generations, but in our method is 0000 generations. x D Q CLK Figure. Evolved optimal circuit solution for sequential detector. TABLE II. Proposed method Output CLK CLK SOLUTION OBTAINED FOR SEQUENTIAL DETECTOR T.kalganova[0] Manual method D A =XB D A =XB D A =AC +AX +BCX D B =X D B =X D B =BX+A CX D C =(XAC) (C+XA) Dc=XAC +X C+A C D C =BX+A C X +A B X +AC X Z=C Z=C Z=A+BC Subcircuits of A,B,C=7 Subcircuit A Subcircuit B Subcircuit D Subcircuits of A,B,C=8 Subcircuits of A,B,C=7 Subcircuit D=0 Subcircuit D=0 Subcircuit D= Subcircuit C Figure 0. Sequential Detector (a) state transition graph, b state transition table, (c) state assignment [0].
7 IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): Conclusions This paper, has presented a method to design and optimize the synchronous sequential circuits. In this method, we have separated combinational parts and DFFs of sequential circuit and evolved them separately. This method decreased search space in GA and increased the speed of evolution. In comparison of our method with other methods, our method can design sequential logic circuits better than them and need to less time for evaluating. For future works it can be considered the evolution of the large scale sequential circuits by using proposed method that is applying more in industry. References [] A. A. Name, and B. B. Name, Book Title, Place: Press, Year. [] Z. Vasicek, L. Sekanina, Hardware Accelerators for Cartesian Genetic Programming, in proceeding of the th European Conference on Genetic Programming, vol.497,pp.0-4, 008. [] E. Stomeo, T. Kalganova, C. Lambert, Generalized Disjunction Decomposition for Evolvable Hardware, IEEE Trans.Part B 6(5), pp.04-04,006. [] D. Jackson, Partitioned Incremental Evolution of Hardware using Genetic Programming, in proceedings of the th European Conference on Genetic Programming, vol.497,pp.86-97,(008). [4] H. Liang, W. Luo and X. Wang, A tree-step decomposition method for the evolutionary design of sequential logic circuits, in Genet Program Evolvable Mach, vol.0,pp.-6, 009. [5] T. Higuchi, M. Murakawa, M. Iwata, I. Kajitani, W. Lia, and M. Salami Evolvable Hardware at Function Level, in proceeding of int, pp.87-9, 997 [6] C. Manovit, C. Aporntewan and P. Chongstitvatana, Synthesis of Synchronous Sequential Logic Circuits from Partial Input/Output Sequence, vol.478, pp.98-05,998. [7] C. Aporntewan, P. Chongstitvatana, An On-Line Evolvable Hardware for Learning Finite-State Machine, in Proceeding of int, pp.-5, 000. [8] A. T. Soliman, H.M. Abbas, Synchronous Sequential Circuits Design using Evolutionary Algorithm, vol.4, pp.0-06, 004. [9] A. P. Shanthi, L. K. Singaram, Evolution of Asynchronous Sequential Circuits, in Proceeding of the 005 NASA/DoD Conference on Evolvable Hardwarex, pp.9-96, 005. [0] B. Ali, A. Almaini and T. Kalganova, Evolutionary Algorithms and Their Use in the Design of Sequential Logic Circuits, in Genetic Program, Evolvable Machine, vol.5,pp.-9, 004. [] [] A. E. A. Almaini, Electronic Logic Systems, Prentice-Hall, rd ED.994,UK. [] E. Stomeo, T. Kalganova and C. Lambert, Generalized Disjunction Decomposition for Evolvable Hardwar,vol.6, No., pp.04-04, October 006. Parisa Soleimani is MS candidate in electronic engineering from Central Tehran Branch of Islamic Azad University. Her research interest includes Evolvable Hardware, digital signal processing. Reza Sabbaghi-Nadooshan received the B.S. and M.S. degree in electrical engineering from the Science and Technology University, Tehran, Iran, in 99 and 994 and the Ph.D. degree in electrical engineering from the Science and Research Branch, Islamic Azad University, Tehran, Iran in 00. From 998 he became faculty member of Department of Electronics in Central Tehran branch, Islamic Azad University, Tehran, Iran. His research interests include interconnection networks, Networks-on-Chips, Hardware design and embedded systems. Sattar Mirzakuchaki received the BS in Electrical Engineering from the University of Mississippi in 989, and the MS and PhD in Electrical Engineering from the University of Missouri-Columbia, in 99 and 996, respectively. He has been a faculty member of the College of Electrical Engineering at the Iran University of Science and Technology, Tehran, since 996. His current research interests include characterization of semiconductor devices and design of VLSI circuits. Dr. Mirzakuchaki is a member of IEEE and IET (formerly IEE) and a Chartered Engineer. Mahdi Bagheri received the PhD in Electrical Engineering from the Iran University of Science and Technology, Tehran, in 0.
Evolvable Hardware in Xilinx Spartan-3 FPGA
5 WSEAS Int. Conf. on YNAMICAL SYSTEMS and CONTROL, Venice, Italy, November -4, 5 (pp66-7) Evolvable Hardware in Xilinx Spartan-3 FPGA RUSTEM POPA, OREL AIORĂCHIOAIE, GABRIEL SÎRBU epartment of Electronics
More informationOn Evolution of Relatively Large Combinational Logic Circuits
On Evolution of Relatively Large Combinational Logic Circuits E. Stomeo 1, T. Kalganova 1, C. Lambert 1, N. Lipnitsakya 2, Y. Yatskevich 2 Brunel University UK 1, Belarusian State University 2 emanuele.stomeo@brunel.ac.uk
More informationGate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming
Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming Zbysek Gajda and Lukas Sekanina Abstract Polymorphic digital circuits contain ordinary and polymorphic gates. In the
More informationImplementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel
Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel Jin Wang 1, Chang Hao Piao 2, and Chong Ho Lee 1 1 Department of Information & Communication Engineering, Inha University,
More informationVol. 5, No. 6 June 2014 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved.
Optimal Synthesis of Finite State Machines with Universal Gates using Evolutionary Algorithm 1 Noor Ullah, 2 Khawaja M.Yahya, 3 Irfan Ahmed 1, 2, 3 Department of Electrical Engineering University of Engineering
More informationCo-evolution for Communication: An EHW Approach
Journal of Universal Computer Science, vol. 13, no. 9 (2007), 1300-1308 submitted: 12/6/06, accepted: 24/10/06, appeared: 28/9/07 J.UCS Co-evolution for Communication: An EHW Approach Yasser Baleghi Damavandi,
More informationAn Evolutionary Approach to the Synthesis of Combinational Circuits
An Evolutionary Approach to the Synthesis of Combinational Circuits Cecília Reis Institute of Engineering of Porto Polytechnic Institute of Porto Rua Dr. António Bernardino de Almeida, 4200-072 Porto Portugal
More informationEHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation
IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.1, January 2009 41 EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation Uma Rajaram, Raja Paul Perinbam,
More informationState assignment for Sequential Circuits using Multi- Objective Genetic Algorithm
State assignment for Sequential Circuits using Multi- Objective Genetic Algorithm Journal: Manuscript ID: CDT-2010-0045.R2 Manuscript Type: Research Paper Date Submitted by the Author: n/a Complete List
More informationEvolutionary Electronics
Evolutionary Electronics 1 Introduction Evolutionary Electronics (EE) is defined as the application of evolutionary techniques to the design (synthesis) of electronic circuits Evolutionary algorithm (schematic)
More informationSYNTHESIS OF ADDER CIRCUIT USING CARTESIAN GENETIC PROGRAMMING
SYNTHESIS OF ADDER CIRCUIT USING CARTESIAN GENETIC PROGRAMMING S.ASHA 1, DR.R.RANI HEMAMALINI 2 Department Electronics and Communication Engineering St.Peter s University Avadi, Chennai INDIA sivajiasha14@gmail.com
More informationDesign Methods for Polymorphic Digital Circuits
Design Methods for Polymorphic Digital Circuits Lukáš Sekanina Faculty of Information Technology, Brno University of Technology Božetěchova 2, 612 66 Brno, Czech Republic sekanina@fit.vutbr.cz Abstract.
More informationNovel Design of n-bit Controllable Inverter by Quantum-dot Cellular Automata
Int. J. Nanosci. Nanotechnol., Vol. 10, No. 2, June 2014, pp. 117-126 Novel Design of n-bit Controllable Inverter by Quantum-dot Cellular Automata M. Kianpour 1, R. Sabbaghi-Nadooshan 2 1- Electrical Engineering
More informationEvolving Digital Logic Circuits on Xilinx 6000 Family FPGAs
Evolving Digital Logic Circuits on Xilinx 6000 Family FPGAs T. C. Fogarty 1, J. F. Miller 1, P. Thomson 1 1 Department of Computer Studies Napier University, 219 Colinton Road, Edinburgh t.fogarty@dcs.napier.ac.uk
More informationVesselin K. Vassilev South Bank University London Dominic Job Napier University Edinburgh Julian F. Miller The University of Birmingham Birmingham
Towards the Automatic Design of More Efficient Digital Circuits Vesselin K. Vassilev South Bank University London Dominic Job Napier University Edinburgh Julian F. Miller The University of Birmingham Birmingham
More informationA Divide-and-Conquer Approach to Evolvable Hardware
A Divide-and-Conquer Approach to Evolvable Hardware Jim Torresen Department of Informatics, University of Oslo, PO Box 1080 Blindern N-0316 Oslo, Norway E-mail: jimtoer@idi.ntnu.no Abstract. Evolvable
More informationThe Input Pattern Order Problem II: Evolution of Multiple-Output Circuits in Hardware
The Input Pattern Order Problem II: Evolution of Multiple-Output Circuits in Hardware Martin A. Trefzer, Tüze Kuyucu, Julian F. Miller and Andy M. Tyrrell Abstract It has been shown in previous work that
More informationA New network multiplier using modified high order encoder and optimized hybrid adder in CMOS technology
Inf. Sci. Lett. 2, No. 3, 159-164 (2013) 159 Information Sciences Letters An International Journal http://dx.doi.org/10.12785/isl/020305 A New network multiplier using modified high order encoder and optimized
More informationA Novel Approach for High Speed Performance of Sequential Circuits using Reversible Logic Based on MZI
A Novel Approach for High Speed Performance of Sequential Circuits using Reversible Logic Based on MZI M.N.L. Prathyusha 1 G. Srujana 2 1PG Scholar, Department of ECE, Godavari Institute of Engineering
More informationUsing a Hardware Simulation within a Genetic Algorithm to Evolve Robotic Controllers
, October 19-21, 2011, San Francisco, USA Using a Hardware Simulation within a Genetic Algorithm to Evolve Robotic Controllers M. Beckerleg, J. Collins Abstract This paper uses a novel method of implementing
More informationMixed Synchronous/Asynchronous State Memory for Low Power FSM Design
Mixed Synchronous/Asynchronous State Memory for Low Power FSM Design Cao Cao and Bengt Oelmann Department of Information Technology and Media, Mid-Sweden University S-851 70 Sundsvall, Sweden {cao.cao@mh.se}
More informationUNIT II: Clocked Synchronous Sequential Circuits. CpE 411 Advanced Logic Circuits Design 1
UNIT II: Clocked Synchronous Sequential Circuits CpE 411 Advanced Logic Circuits Design 1 Unit Outline Analysis of Sequential Circuits State Tables State Diagrams Flip-flop Excitation Tables Basic Design
More informationOn Built-In Self-Test for Adders
On Built-In Self-Test for s Mary D. Pulukuri and Charles E. Stroud Dept. of Electrical and Computer Engineering, Auburn University, Alabama Abstract - We evaluate some previously proposed test approaches
More informationLOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1
LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM K-Map for SUM: K-Map for CARRY: SUM = A B + AB CARRY = AB 22/ODD/III/ECE/DE/LM Page No. EXPT NO: DATE : DESIGN OF ADDER AND SUBTRACTOR AIM: To design
More informationENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER
ENHANCING SPEED AND REDUCING POWER OF SHIFT AND ADD MULTIPLIER 1 ZUBER M. PATEL 1 S V National Institute of Technology, Surat, Gujarat, Inida E-mail: zuber_patel@rediffmail.com Abstract- This paper presents
More informationLIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM
LIST OF EXPERIMENTS. Study of logic gates. 2. Design and implementation of adders and subtractors using logic gates. 3. Design and implementation of code converters using logic gates. 4. Design and implementation
More informationEvolutionary Computation and Machine Intelligence
Evolutionary Computation and Machine Intelligence Prabhas Chongstitvatana Chulalongkorn University necsec 2005 1 What is Evolutionary Computation What is Machine Intelligence How EC works Learning Robotics
More informationIncremental evolution of a signal classification hardware architecture for prosthetic hand control
International Journal of Knowledge-based and Intelligent Engineering Systems 12 (2008) 187 199 187 IOS Press Incremental evolution of a signal classification hardware architecture for prosthetic hand control
More informationA Novel approach for Optimizing Cross Layer among Physical Layer and MAC Layer of Infrastructure Based Wireless Network using Genetic Algorithm
A Novel approach for Optimizing Cross Layer among Physical Layer and MAC Layer of Infrastructure Based Wireless Network using Genetic Algorithm Vinay Verma, Savita Shiwani Abstract Cross-layer awareness
More informationIntrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array
Intrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array José Franco M. Amaral 1, Jorge Luís M. Amaral 1, Cristina C. Santini 2, Marco A.C. Pacheco 2, Ricardo Tanscheit 2, and
More informationA Novel Architecture for Quantum-Dot Cellular Automata Multiplexer
www.ijcsi.org 55 A Novel Architecture for Quantum-Dot Cellular Automata Multiplexer Arman Roohi 1, Hossein Khademolhosseini 2, Samira Sayedsalehi 3, Keivan Navi 4 1,2,3 Department of Computer Engineering,
More informationAn Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors
An Optimized Wallace Tree Multiplier using Parallel Prefix Han-Carlson Adder for DSP Processors T.N.Priyatharshne Prof. L. Raja, M.E, (Ph.D) A. Vinodhini ME VLSI DESIGN Professor, ECE DEPT ME VLSI DESIGN
More informationISSN Vol.03,Issue.02, February-2014, Pages:
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.02, February-2014, Pages:0239-0244 Design and Implementation of High Speed Radix 8 Multiplier using 8:2 Compressors A.M.SRINIVASA CHARYULU
More informationDesign of Baugh Wooley Multiplier with Adaptive Hold Logic. M.Kavia, V.Meenakshi
International Journal of Scientific & Engineering Research, Volume 6, Issue 4, April-2015 105 Design of Baugh Wooley Multiplier with Adaptive Hold Logic M.Kavia, V.Meenakshi Abstract Mostly, the overall
More informationFPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog
FPGA Implementation of Digital Techniques BPSK and QPSK using HDL Verilog Neeta Tanawade P. G. Department M.B.E.S. College of Engineering, Ambajogai, India Sagun Sudhansu P. G. Department M.B.E.S. College
More informationCS302 - Digital Logic Design Glossary By
CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital
More informationComputer Architecture: Part II. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University
Computer Architecture: Part II First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University Outline Combinational Circuits Flips Flops Flops Sequential Circuits 204231: Computer
More informationCS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page
More informationDesign and Simulation of Universal Asynchronous Receiver Transmitter on Field Programmable Gate Array Using VHDL
International Journal Of Scientific Research And Education Volume 2 Issue 7 Pages 1091-1097 July-2014 ISSN (e): 2321-7545 Website:: http://ijsae.in Design and Simulation of Universal Asynchronous Receiver
More informationSRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI
SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI 6489 (Approved By AICTE,Newdelhi Affiliated To ANNA UNIVERSITY::Chennai) CS 62 DIGITAL ELECTRONICS LAB (REGULATION-23) LAB MANUAL DEPARTMENT OF
More informationCOMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA
COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC LOGIC Logic is a branch of math that tries to look at problems in terms of being either true or false. It will use a set of statements to derive new true
More informationImplementation of FPGA based Decision Making Engine and Genetic Algorithm (GA) for Control of Wireless Parameters
Advances in Computational Sciences and Technology ISSN 0973-6107 Volume 11, Number 1 (2018) pp. 15-21 Research India Publications http://www.ripublication.com Implementation of FPGA based Decision Making
More informationImage Filter Design with Evolvable Hardware
Image Filter Design with Evolvable Hardware Lukáš Sekanina Faculty of Information Technology Brno University of Technology Božetěchova 2, 612 66 Brno, Czech Republic sekanina@fit.vutbr.cz Abstract. The
More informationHigh Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells
High Speed NP-CMOS and Multi-Output Dynamic Full Adder Cells Reza Faghih Mirzaee, Mohammad Hossein Moaiyeri, Keivan Navi Abstract In this paper we present two novel 1-bit full adder cells in dynamic logic
More informationHigh Speed Binary Counters Based on Wallace Tree Multiplier in VHDL
High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,
More informationModule -18 Flip flops
1 Module -18 Flip flops 1. Introduction 2. Comparison of latches and flip flops. 3. Clock the trigger signal 4. Flip flops 4.1. Level triggered flip flops SR, D and JK flip flops 4.2. Edge triggered flip
More informationSingle Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
More informationAn Optimized Performance Amplifier
Electrical and Electronic Engineering 217, 7(3): 85-89 DOI: 1.5923/j.eee.21773.3 An Optimized Performance Amplifier Amir Ashtari Gargari *, Neginsadat Tabatabaei, Ghazal Mirzaei School of Electrical and
More informationCS 441/541 Artificial Intelligence Fall, Homework 6: Genetic Algorithms. Due Monday Nov. 24.
CS 441/541 Artificial Intelligence Fall, 2008 Homework 6: Genetic Algorithms Due Monday Nov. 24. In this assignment you will code and experiment with a genetic algorithm as a method for evolving control
More informationSIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS 1 T.Thomas Leonid, 2 M.Mary Grace Neela, and 3 Jose Anand
More informationMEALY FINITE STATE MACHINES: AN EVOLUTIONARY APPROACH. Nadia Nedjah. Luiza de Macedo Mourelle. Received July 2005; revised December 2005
International Journal of Innovative Computing, Information and Control ICIC International c 2006 ISSN 1349-4198 Volume 2, Number 4, August 2006 pp. 789 806 MEALY FINITE STATE MACHINES: AN EVOLUTIONARY
More informationUNIT-III ASYNCHRONOUS SEQUENTIAL CIRCUITS TWO MARKS 1. What are secondary variables? -present state variables in asynchronous sequential circuits 2. What are excitation variables? -next state variables
More informationA Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver
A Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver Kavya J Mohan 1, Riboy Cheriyan 2 M Tech Scholar, Dept. of Electronics and Communication, SAINTGITS College of Engineering, Kottayam,
More informationTHE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE
THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE A Novel Approach of -Insensitive Null Convention Logic Microprocessor Design J. Asha Jenova Student, ECE Department, Arasu Engineering College, Tamilndu,
More informationDesign and implementation of LDPC decoder using time domain-ams processing
2015; 1(7): 271-276 ISSN Print: 2394-7500 ISSN Online: 2394-5869 Impact Factor: 5.2 IJAR 2015; 1(7): 271-276 www.allresearchjournal.com Received: 31-04-2015 Accepted: 01-06-2015 Shirisha S M Tech VLSI
More informationLANDSCAPE SMOOTHING OF NUMERICAL PERMUTATION SPACES IN GENETIC ALGORITHMS
LANDSCAPE SMOOTHING OF NUMERICAL PERMUTATION SPACES IN GENETIC ALGORITHMS ABSTRACT The recent popularity of genetic algorithms (GA s) and their application to a wide range of problems is a result of their
More informationAn Ultra Low Power Successive Approximation ADC for Wireless Sensor Network
Internatıonal Journal of Natural and Engineering Sciences 7 (2): 38-42, 213 ISSN: 137-1149, E-ISSN: 2146-86, www.nobel.gen.tr An Ultra Low Power Successive Approximation ADC for Wireless Sensor Network
More informationBy Dayadi Lakshmaiah, Dr. M. V. Subramanyam & Dr. K. Satya Prasad Jawaharlal Nehru Technological University, India
Global Journal of Researches in Engineering: F Electrical and Electronics Engineering Volume 14 Issue 9 Version 1.0 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals
More informationUltra Low Power Consumption Military Communication Systems
Ultra Low Power Consumption Military Communication Systems Sagara Pandu Assistant Professor, Department of ECE, Gayatri College of Engineering Visakhapatnam-530048. ABSTRACT New military communications
More informationUC Berkeley CS61C : Machine Structures
inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures Lecture 22 Representations of Combinatorial Logic Circuits Lecturer SOE Dan Garcia www.cs.berkeley.edu/~ddgarcia 100 MPG Car contest!
More informationMethods for Reducing the Activity Switching Factor
International Journal of Engineering Research and Development e-issn: 2278-67X, p-issn: 2278-8X, www.ijerd.com Volume, Issue 3 (March 25), PP.7-25 Antony Johnson Chenginimattom, Don P John M.Tech Student,
More informationObjective Questions. (a) Light (b) Temperature (c) Sound (d) all of these
Objective Questions Module 1: Introduction 1. Which of the following is an analog quantity? (a) Light (b) Temperature (c) Sound (d) all of these 2. Which of the following is a digital quantity? (a) Electrical
More informationDesign and Implementation of Sequential Counters Using Reversible Logic Gates with Mach-Zehnder Interferometer
Design and Implementation of Sequential Counters Using Reversible Logic Gates with Mach-Zehnder Interferometer A.Rudramadevi M.Tech(ES & VLSI Design), Nalgonda Institute of Technology and Science. P.Lachi
More informationReference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering
FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 CPLD / FPGA CPLD Interconnection of several PLD blocks with Programmable interconnect on a single chip Logic blocks executes
More informationA Comparative Study on Direct form -1, Broadcast and Fine grain structure of FIR digital filter
A Comparative Study on Direct form -1, Broadcast and Fine grain structure of FIR digital filter Jaya Bar Madhumita Mukherjee Abstract-This paper presents the VLSI architecture of pipeline digital filter.
More informationComputer Architecture Laboratory
304-487 Computer rchitecture Laboratory ssignment #2: Harmonic Frequency ynthesizer and FK Modulator Introduction In this assignment, you are going to implement two designs in VHDL. The first design involves
More informationHigh Performance Low-Power Signed Multiplier
High Performance Low-Power Signed Multiplier Amir R. Attarha Mehrdad Nourani VLSI Circuits & Systems Laboratory Department of Electrical and Computer Engineering University of Tehran, IRAN Email: attarha@khorshid.ece.ut.ac.ir
More informationThe Genetic Algorithm
The Genetic Algorithm The Genetic Algorithm, (GA) is finding increasing applications in electromagnetics including antenna design. In this lesson we will learn about some of these techniques so you are
More informationDepartment of Electronics and Communication Engineering
Department of Electronics and Communication Engineering Sub Code/Name: BEC3L2- DIGITAL ELECTRONICS LAB Name Reg No Branch Year & Semester : : : : LIST OF EXPERIMENTS Sl No Experiments Page No Study of
More informationHardware Evolution. What is Hardware Evolution? Where is Hardware Evolution? 4C57/GI06 Evolutionary Systems. Tim Gordon
Hardware Evolution 4C57/GI6 Evolutionary Systems Tim Gordon What is Hardware Evolution? The application of evolutionary techniques to hardware design and synthesis It is NOT just hardware implementation
More informationDesign of a Power Optimal Reversible FIR Filter ASIC Speech Signal Processing
Design of a Power Optimal Reversible FIR Filter ASIC Speech Signal Processing Yelle Harika M.Tech, Joginpally B.R.Engineering College. P.N.V.M.Sastry M.S(ECE)(A.U), M.Tech(ECE), (Ph.D)ECE(JNTUH), PG DIP
More information32-Bit CMOS Comparator Using a Zero Detector
32-Bit CMOS Comparator Using a Zero Detector M Premkumar¹, P Madhukumar 2 ¹M.Tech (VLSI) Student, Sree Vidyanikethan Engineering College (Autonomous), Tirupati, India 2 Sr.Assistant Professor, Department
More informationSYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS
SYNTHESIS OF CYCLIC ENCODER AND DECODER FOR HIGH SPEED NETWORKS MARIA RIZZI, MICHELE MAURANTONIO, BENIAMINO CASTAGNOLO Dipartimento di Elettrotecnica ed Elettronica, Politecnico di Bari v. E. Orabona,
More informationChapter 5 OPTIMIZATION OF BOW TIE ANTENNA USING GENETIC ALGORITHM
Chapter 5 OPTIMIZATION OF BOW TIE ANTENNA USING GENETIC ALGORITHM 5.1 Introduction This chapter focuses on the use of an optimization technique known as genetic algorithm to optimize the dimensions of
More informationDigital Logic Circuits
Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals
More information6. FUNDAMENTALS OF CHANNEL CODER
82 6. FUNDAMENTALS OF CHANNEL CODER 6.1 INTRODUCTION The digital information can be transmitted over the channel using different signaling schemes. The type of the signal scheme chosen mainly depends on
More informationContemplation of Synchronous Gray Code Counter and its Variants using Reversible Logic Gates
Contemplation of Synchronous Gray Code Counter and its Variants using Reversible Logic Gates Rakshith Saligram Dept. of Electronics and Communication B M S College Of Engineering Bangalore, India rsaligram@gmail.com
More informationOptimization of Recloser Placement to Improve Reliability by Genetic Algorithm
Energy and Power Engineering, 2011, 3, 508-512 doi:10.4236/epe.2011.34061 Published Online September 2011 (http://www.scirp.org/journal/epe) Optimization of Recloser Placement to Improve Reliability by
More informationUC Berkeley CS61C : Machine Structures
CS61C L22 Representations of Combinatorial Logic Circuits (1) inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures Lecture 22 Representations of Combinatorial Logic Circuits 27-3-9 TA David
More informationSECTOR SYNTHESIS OF ANTENNA ARRAY USING GENETIC ALGORITHM
2005-2008 JATIT. All rights reserved. SECTOR SYNTHESIS OF ANTENNA ARRAY USING GENETIC ALGORITHM 1 Abdelaziz A. Abdelaziz and 2 Hanan A. Kamal 1 Assoc. Prof., Department of Electrical Engineering, Faculty
More informationGlobally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 5, Ver. II (Sep. - Oct. 2016), PP 15-21 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Globally Asynchronous Locally
More informationDigital Electronics 8. Multiplexer & Demultiplexer
1 Module -8 Multiplexers and Demultiplexers 1 Introduction 2 Principles of Multiplexing and Demultiplexing 3 Multiplexer 3.1 Types of multiplexer 3.2 A 2 to 1 multiplexer 3.3 A 4 to 1 multiplexer 3.4 Multiplex
More informationRun-Length Based Huffman Coding
Chapter 5 Run-Length Based Huffman Coding This chapter presents a multistage encoding technique to reduce the test data volume and test power in scan-based test applications. We have proposed a statistical
More informationPartial Reconfigurable Implementation of IEEE802.11g OFDM
Indian Journal of Science and Technology, Vol 7(4S), 63 70, April 2014 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Partial Reconfigurable Implementation of IEEE802.11g OFDM S. Sivanantham 1*, R.
More informationDesign and Implementation of High Speed Carry Select Adder
Design and Implementation of High Speed Carry Select Adder P.Prashanti Digital Systems Engineering (M.E) ECE Department University College of Engineering Osmania University, Hyderabad, Andhra Pradesh -500
More informationA LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE
A LOW POWER SINGLE PHASE CLOCK DISTRIBUTION USING 4/5 PRESCALER TECHNIQUE MS. V.NIVEDITHA 1,D.MARUTHI KUMAR 2 1 PG Scholar in M.Tech, 2 Assistant Professor, Dept. of E.C.E,Srinivasa Ramanujan Institute
More informationCHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA
90 CHAPTER 5 DESIGN OF COMBINATIONAL LOGIC CIRCUITS IN QCA 5.1 INTRODUCTION A combinational circuit consists of logic gates whose outputs at any time are determined directly from the present combination
More informationPerformance Analysis of Multipliers in VLSI Design
Performance Analysis of Multipliers in VLSI Design Lunius Hepsiba P 1, Thangam T 2 P.G. Student (ME - VLSI Design), PSNA College of, Dindigul, Tamilnadu, India 1 Associate Professor, Dept. of ECE, PSNA
More informationDesign and Implementation Radix-8 High Performance Multiplier Using High Speed Compressors
Design and Implementation Radix-8 High Performance Multiplier Using High Speed Compressors M.Satheesh, D.Sri Hari Student, Dept of Electronics and Communication Engineering, Siddartha Educational Academy
More informationNovel Efficient Designs for QCA JK Flip flop Without Wirecrossing
International Academic Institute for Science and Technology International Academic Journal of Science and Engineering Vol. 3, No. 2, 2016, pp. 93-101. ISSN 2454-3896 International Academic Journal of Science
More informationHardware Implementation of BCH Error-Correcting Codes on a FPGA
Hardware Implementation of BCH Error-Correcting Codes on a FPGA Laurenţiu Mihai Ionescu Constantin Anton Ion Tutănescu University of Piteşti University of Piteşti University of Piteşti Alin Mazăre University
More informationIntelligent Systems Group Department of Electronics. An Evolvable, Field-Programmable Full Custom Analogue Transistor Array (FPTA)
Department of Electronics n Evolvable, Field-Programmable Full Custom nalogue Transistor rray (FPT) Outline What`s Behind nalog? Evolution Substrate custom made configurable transistor array (FPT) Ways
More informationDesign of High Speed Power Efficient Combinational and Sequential Circuits Using Reversible Logic
Design of High Speed Power Efficient Combinational and Sequential Circuits Using Reversible Logic Basthana Kumari PG Scholar, Dept. of Electronics and Communication Engineering, Intell Engineering College,
More informationDesign For Test. VLSI Design I. Design for Test. page 1. What can we do to increase testability?
VLS esign esign for Test esign For Test What can we do to increase ability? He s dead Jim... Overview design for architectures ad-hoc, scan based, built-in in Goal: You are familiar with ability metrics
More informationTotal Harmonic Distortion Minimization of Multilevel Converters Using Genetic Algorithms
Applied Mathematics, 013, 4, 103-107 http://dx.doi.org/10.436/am.013.47139 Published Online July 013 (http://www.scirp.org/journal/am) Total Harmonic Distortion Minimization of Multilevel Converters Using
More informationJDT LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER
JDT-003-2013 LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER 1 Geetha.R, II M Tech, 2 Mrs.P.Thamarai, 3 Dr.T.V.Kirankumar 1 Dept of ECE, Bharath Institute of Science and Technology
More informationCS/EE Homework 9 Solutions
S/EE 260 - Homework 9 Solutions ue 4/6/2000 1. onsider the synchronous ripple carry counter on page 5-8 of the notes. Assume that the flip flops have a setup time requirement of 2 ns and that the gates
More information1 Q' 3. You are given a sequential circuit that has the following circuit to compute the next state:
UNIVERSITY OF CALIFORNIA Department of Electrical Engineering and Computer Sciences C50 Fall 2001 Prof. Subramanian Homework #3 Due: Friday, September 28, 2001 1. Show how to implement a T flip-flop starting
More informationAll Optical Implementation of Mach-Zehnder Interferometer Based Reversible Sequential Counters
All Optical Implementation of Mach-Zehnder Interferometer Based Reversible Sequential Counters Jampula Prathap M.Tech Student Sri Krishna Devara Engineering College. Abstract: This work presents all optical
More informationController Implementation--Part I. Cascading Edge-triggered Flip-Flops
Controller Implementation--Part I Alternative controller FSM implementation approaches based on: Classical Moore and Mealy machines Time state: Divide and Counter Jump counters Microprogramming (ROM) based
More information