CD54/74AC245, CD54/74ACT245
|
|
- Beverly Heath
- 5 years ago
- Views:
Transcription
1 CD54/74AC245, CD54/74ACT245 Data sheet acquired from Harris Semiconductor SCHS245B September Revised October 2000 Octal-Bus Transceiver, Three-State, Non-Inverting Features Description [ /Title (CD74 AC245, CD74 ACT24 5) /Subject (Octal- Bus Transceiver, Three- State, Non- Inverting) /Autho r () /Keywords (Harris Semiconductor, Advan ced CMOS, Harris Semicon- Buffered Inputs Typical Propagation Delay - 4ns at V CC = 5V, T A =, C L = 50pF Exceeds 2kV ESD Protection per MIL-STD-883, Method 3015 SCR-Latchup-Resistant CMOS Process and Circuit Design Speed of Bipolar FAST /AS/S with Significantly Reduced Power Consumption Balanced Propagation Delays AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply ±24mA Output Drive Current - Fanout to 15 FAST ICs - Drives 50Ω Transmission Lines Pinout CD54AC245, CD54ACT245 (CERDIP) CD74AC245, CD74ACT245 (PDIP, SOIC, SSOP) TOP VIEW DIR A0 A1 A2 A3 A4 A5 A6 A The AC245 and ACT245 are octal-bus transceivers that utilize Advanced CMOS Logic technology. They are noninverting three-state bidirectional transceiver-buffers intended for two-way transmission from A bus to B bus or B bus to A. The logic level present on the direction input (DIR) determines the data direction. When the output enable input (OE) is HIGH, the outputs are in the high-impedance state. Ordering Information PART NUMBER TEMP. RANGE ( o C) PACKAGE CD54AC245F3A -55 to Ld CERDIP CD74AC245E -55 to Ld PDIP CD74AC245M -55 to Ld SOIC CD74AC245SM -55 to Ld SSOP CD54ACT245F3A -55 to Ld CERDIP CD74ACT245E -55 to Ld PDIP CD74ACT245M -55 to Ld SOIC CD74ACT245SM -55 to Ld SSOP 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel. 2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information V CC OE 18 B0 17 B1 16 B B3 B4 B5 12 B6 11 B7 CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. FAST is a Trademark of Fairchild Semiconductor. 1 Copyright 2000, Texas Instruments Incorporated
2 Functional Diagram A B0 A B1 A B2 A B3 A B4 A B5 A B6 A B7 DIR OE 1 19 CONTROL INPUTS TRUTH TABLE OE DIR OPERATION L L B Data to A Bus L H A Data to B Bus H X Isolation H = High Level, L = Low Level, X = Irrelevant To prevent excess currents in the High-Z (isolation) modes, all I/O terminals should be terminated with 10kΩ to 1MΩ resistors. 2
3 Absolute Maximum Ratings DC Supply Voltage, V CC V to 6V DC Input Diode Current, I IK For V I < -0.5V or V I > V CC + 0.5V ±20mA DC Output Diode Current, I OK For V O < -0.5V or V O > V CC + 0.5V ±50mA DC Output Source or Sink Current per Output Pin, I O For V O > -0.5V or V O < V CC + 0.5V ±50mA DC V CC or Ground Current, I CC or I (Note 3) ±100mA Thermal Information Thermal Resistance (Typical, Note 5) θ JA ( o C/W) E Package M Package SM Package Maximum Junction Temperature (Plastic Package) o C Maximum Storage Temperature Range o C to 150 o C Maximum Lead Temperature (Soldering 10s) o C Operating Conditions Temperature Range, T A o C to 1 Supply Voltage Range, V CC (Note 4) AC Types V to 5.5V ACT Types V to 5.5V DC Input or Output Voltage, V I, V O V to V CC Input Rise and Fall Slew Rate, dt/dv AC Types, 1.5V to 3V ns (Max) AC Types, 3.6V to 5.5V ns (Max) ACT Types, 4.5V to 5.5V ns (Max) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. 3. For up to 4 outputs per device, add ±25mA for each additional output. 4. Unless otherwise specified, all voltages are referenced to ground. 5. The package thermal impedance is calculated in accordance with JESD DC Electrical Specifications TEST CONDITIONS V CC -40 o C TO 85 o C -55 o C TO 1 PARAMETER SYMBOL V I (V) I O (ma) (V) MIN MAX MIN MAX MIN MAX UNITS AC TYPES High Level Input Voltage V IH V V V Low Level Input Voltage V IL V V V High Level Output Voltage V OH V IH or V IL V V V V V V V 3
4 DC Electrical Specifications (Continued) PARAMETER Low Level Output Voltage V OL V IH or V IL V V V V V V Input Leakage Current I I V CC or Three-State Leakage Current Quiescent Supply Current MSI I OZ I CC V IH or V IL V O =V CC or V CC or 50 ACT TYPES High Level Input Voltage V IH to 5.5 Low Level Input Voltage V IL to V ±0.1 - ±1 - ±1 µa ±0.5 - ±5 - ±10 µa µa V V High Level Output Voltage V OH V IH or V IL V V V V Low Level Output Voltage V OL V IH or V IL V V V Input Leakage Current I I V CC or Three-State or Leakage Current Quiescent Supply Current MSI Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load SYMBOL I OZ I CC I CC TEST CONDITIONS V CC -40 o C TO 85 o C -55 o C TO 1 V I (V) I O (ma) (V) MIN MAX MIN MAX MIN MAX V IH or V IL V O =V CC or V CC or V CC V ±0.1 - ±1 - ±1 µa ±0.5 - ±5 - ±10 µa µa to ma 6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation. 7. Test verifies a minimum 50Ω transmission-line-drive capability at 85 o C, 75Ω at 1. UNITS 4
5 ACT Input Load Table INPUT UNIT LOAD An, Bn 0.83 OE 0.64 DIR 0.25 NOTE: Unit load is I CC limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at. Switching Specifications Input t r, t f = 3ns, C L = 50pF (Worst Case) -40 o C TO 85 o C -55 o C TO 1 AC TYPES PARAMETER SYMBOL V CC (V) MIN TYP MAX MIN TYP MAX UNITS Data to Output t PLH, t PHL ns 3.3 (Note 9) ns 5 (Note 10) ns Output Disable to Output t PLZ, t PHZ ns ns ns Output Enable to Output t PZL, t PZH ns ns ns Minimum (Valley) V OH During Switching of Other Outputs (Output Under Test Not Switching) V OHV See Figure at at - V Maximum (Peak) V OL During Switching of Other Outputs (Output Under Test Not Switching) V OLP See Figure at at - V Three-State Output Capacitance C O pf Input Capacitance C I pf Power Dissipation Capacitance ACT TYPES C PD (Note 11) pf Data to Output t PLH, t PHL 5 (Note 10) ns Output Disable to Output Output Enable to Output t PLZ, t PHZ ns t PZL, t PZH ns Minimum (Valley) V OH During Switching of Other Outputs (Output Under Test Not Switching) V OHV See Figure at at - V Maximum (Peak) V OL During Switching of Other Outputs (Output Under Test Not Switching) V OLP See Figure at at - V 5
6 Switching Specifications Input t r, t f = 3ns, C L = 50pF (Worst Case) (Continued) -40 o C TO 85 o C -55 o C TO 1 PARAMETER SYMBOL V CC (V) MIN TYP MAX MIN TYP MAX UNITS Three-State Output Capacitance C O pf Input Capacitance C I pf Power Dissipation Capacitance C PD (Note 11) pf 8. Limits tested 100% V Min is at 3.6V, Max is at 3V V Min is at 5.5V, Max is at 4.5V. 11. C PD is used to determine the dynamic power consumption per channel. AC: P D = V 2 CC f i (C PD + C L ) ACT: P D = V 2 CC f i (C PD + C L ) + V CC I CC where f i = input frequency, C L = output load capacitance, V CC = supply voltage. OTHER S V OH V OL UNDER TEST V OH V OHV V OLP V OL 12. Input pulses have the following characteristics: PRR 1MHz, t r = 3ns, SKEW 1ns. 13. R.F. fixture with 700MHz design rules required. IC should be soldered into test board and bypassed with 0.1µF capacitor. Scope and probes require 700MHz bandwidth. FIGURE 1. SIMULTANEOUS SWITCHING TRANSIENT WAVEFORMS 6
7 S DISABLED t f = 3ns t PLZ t r = 3ns t PZL INPUT LEVEL 90% 10% : LOW TO OFF TO LOW 0.2 V CC VOL ( V CC ) t PHZ t PZH : HIGH TO OFF TO HIGH S ENABLED S DISABLED 0.8 V CC S ENABLED OTHER INPUTS TIED HIGH OR LOW DISABLE DUT WITH THREE- STATE C L 50pF R L 500Ω (t PHZ, t PZH ) OPEN (t PHL, t PLH ) 2 V CC (t PLZ, t PZL ) (OPEN DRAIN) OUT R L 500Ω (NOTE 14) NOTE: 14. For AC Series only: When V CC = 1.5V, R L = 1kΩ. FIGURE 2. THREE-STATE PROPAGATION DELAY TIMES AND TEST CIRCUIT t r = 3ns t f = 3ns INPUT LEVEL An Bn t PLH 90% 10% t PHL FIGURE 3. PROPAGATION DELAY TIMES R L (NOTE) 500Ω DUT LOAD C L 50pF NOTE: For AC Series Only: When V CC = 1.5V, R L = 1kΩ. AC ACT Input Level V CC 3V Input Switching Voltage, 0.5 V CC 1.5V Output Switching Voltage, 0.5 V CC 0.5 V CC FIGURE 4. PROPAGATION DELAY TIMES 7
8 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer s applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not constitute TI s approval, warranty or endorsement thereof. Copyright 2000, Texas Instruments Incorporated
CD74AC86, CD54/74ACT86
Data sheet acquired from Harris Semiconductor SCHSA September 998 - Revised May 000 CD7AC86, CD/7ACT86 Quad -Input Exclusive-OR Gate [ /Title (CD7 AC86, CD7 ACT86 ) /Subject Quad -Input xclu- ive- R ate)
More informationCD54/74HC240, CD54/74HCT240, CD74HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line Drivers, Three-State
Data sheet acquired from Harris Semiconductor SCHS167A November 1997 - Revised May 2000 CD54/74HC240, CD54/74HCT240, HC241, CD54/74HCT241, CD54/74HC244, CD54/74HCT244 High Speed CMOS Logic Octal Buffer/Line
More informationCD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053
Data sheet acquired from Harris Semiconductor SCHS122B November 1997 - Revised May 2000 CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053 High Speed CMOS Logic Analog
More informationCD74HC534, CD74HCT534, CD74HC564, CD74HCT564
Data sheet acquired from Harris Semiconductor SCHS188 January 1998 CD74HC534, CD74HCT534, CD74HC564, CD74HCT564 High Speed CMOS Logic Octal D-Type Flip-Flop, Three-State Inverting Positive-Edge Triggered
More informationCD74HC4067, CD74HCT4067
Data sheet acquired from Harris Semiconductor SCHS209 February 1998 CD74HC4067, CD74HCT4067 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7, CD74 HCT40 67) /Subject
More informationCD54/74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS166B November 1997 - Revised May 2000 CD54/74HC221, CD74HCT221 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title
More informationCD54/74HC02, CD54/74HCT02
Data sheet acquired from Harris Semiconductor SCHS125A March 1998 - Revised May 2000 CD54/74HC02, CD54/74HCT02 High Speed CMOS Logic Quad Two-Input NOR Gate [ /Title (CD74H C02, CD74H CT02) /Subject High
More informationCD54/74HC10, CD54/74HCT10
Data sheet acquired from Harris Semiconductor SCHS128A August 1997 - Revised May 2000 CD54/74HC10, CD54/74HCT10 High Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10, CD74 HCT10 ) /Subject
More informationCD54/74HC139, CD54/74HCT139
Data sheet acquired from Harris Semiconductor SCHS148B September 1997 - Revised May 2000 CD54/74HC139, CD54/74HCT139 High-Speed CMOS Logic Dual 2-to-4 Line Decoder/Demultiplexer [ /Title (CD74 HC139, CD74
More informationCD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423
CD5/7HC13, CD5/7HCT13, CD7HC3, CD7HCT3 Data sheet acquired from Harris Semiconductor SCHS1A September 1997 - Revised May 000 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets
More informationCD74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS66A November 997 - Revised April 999 CD74HC22, CD74HCT22 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title (CD74
More informationCD74HC123, CD74HCT123, CD74HC423, CD74HCT423
Data sheet acquired from Harris Semiconductor SCHS1 September 1997 CD7HC13, CD7HCT13, CD7HC3, CD7HCT3 High Speed CMOS Logic Dual Retriggerable Monostable Multivibrators with Resets Features Description
More informationCD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout
Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features
More informationCD54HC4538, CD74HC4538, CD74HCT4538
Data sheet acquired from Harris Semiconductor SCHS123 June 1998 CD54HC4538, CD74HC4538, CD74HCT4538 High Speed CMOS Logic Dual Retriggerable Precision Monostable Multivibrator Features Description [ /Title
More informationCD54/74HC74, CD54/74HCT74
CD54/74HC74, CD54/74HCT74 Data sheet acquired from Harris Semiconductor SCHS124A January 1998 - Revised May 2000 Dual D Flip-Flop with Set and Reset Positive-Edge Trigger Features Description [ /Title
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered [ /Title (C74
More informationCD54/74HC175, CD54/74HCT175
CD54/74HC175, CD54/74HCT175 Data sheet acquired from Harris Semiconductor SCHS160A August 1997 - evised May 2000 High Speed CMOS Logic uad D-Type Flip-Flop with eset [ /Title (CD74 HC175, CD74 HCT17 5)
More informationCD74AC251, CD74ACT251
Data sheet acquired from Harris Semiconductor SCHS246 August 1998 CD74AC251, CD74ACT251 8-Input Multiplexer, Three-State Features Buffered Inputs Typical Propagation Delay - 6ns at V CC = 5V, T A = 25
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered Features escription
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 ata sheet acquired from Harris Semiconductor SCHS183B February 1998 - Revised May 2003 Features High-Speed CMOS Logic Octal -Type Flip-Flop, 3-State
More informationCD54/74AC283, CD54/74ACT283
Data sheet acquired from Harris Semiconductor SCHS251D August 1998 - Revised May 2000 Features Buffered Inputs Exceeds 2kV ESD Protection MIL-STD-883, Method 3015 SCR-Latchup-Resistant CMOS Process and
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State Description Features
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 [ /Title (CD74H C173, CD74H CT173) /Subject (High Speed CMOS Logic Quad D- Type Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised
More information74ACTQ821 Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs
Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The ACTQ821 is a 10-bit D-type flip-flop with non-inverting 3-STATE outputs arranged in a broadside pinout. The ACTQ821 utilizes
More informationSN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS
Typical V OLP ( Ground Bounce) 2 V at V CC = 3.3 V, T A = 25 C s Accept Voltages to 5.5 V Latch-Up Performance Exceeds 100 ma Per JESD
More information74ACQ241 Octal Buffer/Line Driver with 3-STATE Outputs
74ACQ241 Octal Buffer/Line Driver with 3-STATE Outputs General Description The ACQ241 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and bus oriented
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) Bus Hold on Data
More informationPRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description
Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink
More informationSN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages,
More informationObsolete Product(s) - Obsolete Product(s)
Low voltage CMOS octal bus buffer (3-state) with 5V tolerant inputs and outputs Features 5V tolerant inputs and outputs High speed: t PD = 8.0ns (Max) at V CC = 3V Power down protection on inputs and outputs
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for.-v Operation Schottky Diodes on All s to Eliminate Overshoot and Undershoot Industry
More informationSN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT
and Open-Drain Accept Voltages up to 5.5 V Supports 5-V V CC Operation description This single inverter buffer/driver is designed for 1.65-V to 5.5-V V CC operation. DBV OR DCK PACKAGE (TOP VIEW) NC A
More informationSN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More informationSN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS
High-Current -State s Drive Bus Lines, Buffer Memory Address Registers, or Drive up to LSTTL Loads True s Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers
More informationORDERING INFORMATION PACKAGE
Member of Texas Instruments Widebus Family Latch-Up Performance Exceeds 250 ma Per JESD 17 description This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails; B port has
More information74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs
74ALVC162245 Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs General Description The ALVC162245 contains sixteen non-inverting
More informationDM74ALS245A Octal 3-STATE Bus Transceiver
DM74ALS245A Octal 3-STATE Bus Transceiver General Description This advanced low power Schottky device contains 8 pairs of 3-STATE logic elements configured as octal bus transceivers. These circuits are
More informationSN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process ESD Protection Exceeds 200 Per MIL-STD-883, Method 3015; Exceeds 20 Using Machine Model (C =
More information74LCX245TTR LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER(3-STATE) WITH 5V TOLERAT INPUTS AND OUTPUTS
LOW VOLTAGE CMOS OCTAL BUS TRANSCEIVER(3-STATE) WITH 5V TOLERAT INPUTS AND OUTPUTS 5V TOLERANT INPUTS AND OUTPUTS HIGH SPEED : t PD = 7.0 ns (MAX.) at V CC = 3V POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
More information74LCX244TTR LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS
LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS 5V TOLERANT INPUTS AND OUTPUTS HIGH SPEED : t PD = 6.5 ns (MAX.) at V CC = 3V POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
More informationMAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER
Operates With Single -V Power Supply LinBiCMOS Process Technology Two Drivers and Two Receivers ± 0-V Input Levels Low Supply Current...8 ma Typical Meets or Exceeds TIA/EIA-22-F and ITU Recommendation
More information74VHCT244ATTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 5.4 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.),
More information54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES
Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS)
More informationSN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SCAS AUGUST 99 REVISED MAY 99 Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin
More information74LVC16245A/ 74LVCH16245A 16-bit bus transceiver with direction pin; 5V tolerant (3-State)
INTEGRATED CIRCUITS 16-bit bus transceiver with direction pin; 5V tolerant Supersedes data of 1997 Aug 1 IC24 Data Handbook 1997 Sep 25 FEATURES 5 volt tolerant inputs/outputs for interfacing with 5V logic
More information74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
Eight D-Type Flip-Flops in a Single Package -State Bus Driving True s Full Parallel Access for Loading Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Maximum Transition Time Through
More informationSN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Eight High-Current Latches in a Single Package High-Current -State True s Can Drive up to LSTTL Loads Full Parallel Access for Loading Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline
More information74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs
September 1991 Revised November 1999 74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs General Description The ABT245 contains eight non-inverting bidirectional buffers with 3-STATE outputs
More informationCD54/74AC280, CD54/74ACT280
CD54/74AC280, CD54/74ACT280 Data sheet acquired from Harris Semiconductor SCHS250A August 1998 - Revised May 2000 9-Bit Odd/Even Parity Generator/Checker Features Buffered Inputs Typical Propagation Delay
More informationSN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description
More information74LCX257 LOW VOLTAGE CMOS QUAD 2 CHANNEL MULTIPLEXER WITH 5V TOLERANT INPUTS AND OUTPUTS (3-STATE)
LOW VOLTAGE CMOS QUAD 2 CHANNEL MULTIPLEXER WITH 5V TOLERANT INPUTS AND OUTPUTS (3-STATE) 5V TOLERANT INPUTS AND OUTPUTS HIGH SPEED: t PD = 6.0 ns (MAX.) at V CC = 3V POWER DOWN PROTECTION ON INPUTS AND
More informationua9637ac DUAL DIFFERENTIAL LINE RECEIVER
ua967ac Meets or Exceeds the Requirements of ANSI Standards EIA/TIA--B and EIA/TIA--B and ITU Recommendations V. and V. Operates From Single -V Power Supply Wide Common-Mode Voltage Range High Input Impedance
More information74ACT541TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 4ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL =
More informationCD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES
4.5-V to 5.5-V V CC Operation Fanout (Over Temperature Range) Standard s... 0 LSTTL Loads Bus-Driver s... 5 LSTTL Loads Wide Operating Temperature Range of 55 C to 25 C Balanced Propagation Delays and
More information74LCX374 OCTAL D-TYPE FLIP FLOP NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS
OCTAL D-TYPE FLIP FLOP NON-INVERTING (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS 5V TOLERANT INPUTS AND OUTPUTS HIGH SPEED: f MAX = 150 MHz (MIN.) at V CC = 3V POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
More information74VHCT16244ATTR 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED)
16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 5.4 ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =4µA (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V (MIN.) V IL
More informationObsolete Product(s) - Obsolete Product(s)
OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS (INVERTED) HIGH SPEED: t PD = 13ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More informationSN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE
Eight Flip-Flops With Single-Rail Outputs Clock Enable Latched to Avoid False Clocking Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic
More information74ACT240TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED) HIGH SPEED: t PD = 5ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS V IH = 2V (MIN.), V IL = 0.8V
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. Operating Range 2-V to 5.5-V V CC 3-State s Drive Bus Lines Directly Latch-Up
More information74LCX646TTR LOW VOLT. CMOS OCTAL BUS TRANSCEIVER/REGISTER WITH 5 VOLT TOLERANT INPUTS AND OUTPUTS(3-STATE)
74LCX646 LOW VOLT. CMOS OCTAL BUS TRANSCEIVER/REGISTER WITH 5 VOLT TOLERANT INPUTS AND OUTPUTS(3-STATE) 5V TOLERANT INPUTS AND OUTPUTS HIGH SPEED: t PD = 7.0 ns (MAX.) at V CC = 3V POWER DOWN PROTECTION
More informationSN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline
More informationSN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
Operation From Very Slow Input Transitions Temperature-Compensated Threshold Levels High Noise Immunity Same Pinouts as HC00 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB),
More information74V1T126CTR SINGLE BUS BUFFER (3-STATE)
SINGLE BUS BUFFER (3-STATE) HIGH SPEED: t PD = 3.6ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN), V IL = 0.8V (MAX) POWER DOWN
More information74LVC244ATTR LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE
LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE 5V TOLERANT INPUTS HIGH SPEED: t PD = 5.9ns (MAX.) at V CC = 3V POWER DOWN PROTECTION ON INPUTS AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: I
More informationFST Bit Low Power Bus Switch
2-Bit Low Power Bus Switch General Description The FST3306 is a 2-bit ultra high-speed CMOS FET bus switch with TTL-compatible active LOW control inputs. The low on resistance of the switch allows inputs
More informationSN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
Operating Range 2-V to 5.5-V V CC 3-State s Directly Drive Bus Lines Latch-Up Performance Exceeds 250 ma Per JESD 17 description The AHC573 devices are octal traparent D-type latches designed for 2-V to
More information74LVX257 LOW VOLTAGE CMOS QUAD 2 CHANNEL MULTIPLEXER (3-STATE) WITH 5V TOLERANT INPUTS
LOW VOLTAGE CMOS QUAD 2 CHANNEL MULTIPLEXER (3-STATE) WITH 5V TOLERANT INPUTS HIGH SPEED: t PD =5.8ns (TYP.) at V CC = 3.3V 5V TOLERANT INPUTS POWER-DOWN PROTECTION ON INPUTS INPUT VOLTAGE LEVEL: V IL
More informationSN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997
High-Current -State s Drive Bus Lines Directly or up to LSTTL Loads Bus-Structured Pinout Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and
More informationMC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS
Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and EIA/TIA-423-B and ITU Recommendations V.10 and V.11 3-State, TTL-Compatible s Fast Transition Times Operates From Single 5-V Supply
More informationDescription. Order code Temperature range Package Packaging Marking
Low-voltage CMOS quad bus buffer (3-state) with 5 V tolerant inputs and outputs Datasheet production data Features 5 V tolerant inputs and outputs High speed t PD = 5.2 ns (max.) at V CC = 3 V Power-down
More informationCBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion
INTEGRATED CIRCUITS 16-bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion 2000 Jul 18 FEATURES 5 Ω typical r on Pull-up on B ports Undershoot
More informationDM74AS651 DM74AS652 Octal Bus Transceiver and Register
DM74AS651 DM74AS652 Octal Bus Transceiver and Register General Description These devices incorporate an octal transceiver and an octal D-type register configured to enable transmission of data from bus
More informationNC7WZ125 TinyLogic UHS Dual Buffer with 3-STATE Outputs
March 2001 Revised January 2005 TinyLogic UHS Dual Buffer with 3-STATE Outputs General Description The is a Dual Non-Inverting Buffer with independent active LOW enables for the 3-STATE outputs. The Ultra
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More information74AC541B OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 4ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.)
More information74ABT244 Octal Buffer/Line Driver with 3-STATE Outputs
Octal Buffer/Line Driver with 3-STATE Outputs General Description The ABT244 is an octal buffer and line driver with 3-STATE outputs designed to be employed as a memory and address driver, clock driver,
More informationINTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1996 Mar 05 IC23 Data Handbook 1998 Jan 16 FEATURES Quad bus interface 3-State buffers Live insertion/extraction permitted Output capability: +64mA/ 32mA Latch-up
More information74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs
74AC244 74ACT244 Octal Buffer/Line Driver with 3-STATE Outputs General Description The AC/ACT244 is an octal buffer and line driver designed to be employed as a memory address driver, clock driver and
More information74AC244B OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 3.8ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.)
More informationM74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 15 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V
More information74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)
INTEGRATED CIRCUITS Supersedes data of 1996 Oct 23 IC23 Data Handbook 1998 Jan 16 FEATURES Octal bus interface 3-State buffers Live insertion/extraction permitted Outputs include series resistance of 30Ω,
More informationCD54/74HC4046A, CD54/74HCT4046A
CD5/7HC6A, CD5/7HCT6A Data sheet acquired from Harris Semiconductor SCHSC February 99 - Revised March High-Speed CMOS Logic Phase-Locked-Loop with VCO [ /Title (CD7 HC 6A, CD7 HCT 6A) /Subject (High- Speed
More informationSN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS
Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process UBT (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in
More informationTPS1120, TPS1120Y DUAL P-CHANNEL ENHANCEMENT-MODE MOSFETS
Low r DS(on)... 0.18 Ω at V GS = 10 V 3-V Compatible Requires No External V CC TTL and CMOS Compatible Inputs V GS(th) = 1.5 V Max ESD Protection Up to 2 kv per MIL-STD-883C, Method 3015 1SOURCE 1GATE
More informationCBTD3257 Quad 1-of-2 multiplexer/demultiplexer with level shifting
INTEGRATED CIRCUITS 2002 Sep 09 FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Designed to be used in level shifting applications Minimal propagation delay through the switch
More informationCBTS3306 Dual bus switch with Schottky diode clamping
INTEGRATED CIRCUITS Dual bus switch with Schottky diode clamping 2001 Nov 08 File under Integrated Circuits ICL03 FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Package options
More informationUNISONIC TECHNOLOGIES CO., LTD U74HCT245
UNISONIC TECHNOLOGIES CO., LTD U74HCT245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS DIP-20 DESCRIPTION The U74HCT245 is designed for the asynchronous communication between data buses. While the direction-control(dir)
More information74LVC125A. Pin Assignments. Description. Features. Applications QUADRUPLE 3-STATE BUFFERS 74LVC125A
QUADRUPLE 3-STATE BUFFERS Description Pin Assignments The provides four independent buffers with three state outputs. Each output is independently controlled by an associated output enable pin (OE) which
More information74LCX125 Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs
Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs General Description The LCX125 contains four independent non-inverting buffers with 3-STATE outputs. The inputs tolerate voltages up to 7V allowing
More information54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
4AC64, 74AC64 6-BIT BUS TRANSCEIVERS SCAS3A MARCH 990 REVISED APRIL 996 Members of the Texas Itruments Widebus Family 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Flow-Through Architecture
More informationUNISONIC TECHNOLOGIES CO., LTD U74CBTLV3125
UNISONIC TECHNOLOGIES CO., LTD U74CBTLV3125 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH DESCRIPTION The U74CBTLV3125 quadruple FET bus switch features independent line switches. Each switch is disabled when the
More informationObsolete Product(s) - Obsolete Product(s)
HIGH SPEED: f MAX = 180 MHz (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT
More informationUNISONIC TECHNOLOGIES CO., LTD
U74CBT3257 4-BIT 1-OF-2 FET MULTIPLEXER/ DEMULTIPLEXER UNISONIC TECHNOLOGIES CO., LTD CMOS IC DESCRIPTION The U74CBT3257 is a 4-bit 1-of-2 high-speed TTL-compatible FET multiplexer/demultiplexer. The low
More informationMC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER
Meets or Exceeds Requirements of ANSI EIA/TIA-422-B and ITU Recommendation V. -State, TTL-Compatible s Fast Transition Times High-Impedance Inputs Single -V Supply Power-Up and Power-Down Protection Designed
More informationAM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER
AM6LS SLLSG JANUARY 979 REVISED FEBRUARY Meets or Exceeds the Requirements of ANSI TIA/EIA--B and ITU Recommendation V. Operates From a Single -V Supply TTL Compatible Complementary Outputs High Output
More informationCD54/74AC164, CD54/74ACT164
CD54/74AC164, CD54/74ACT164 Data sheet acquired from Harris Semiconductor SCHS240A September 1998 - Revised May 2000 8-Bit Serial-In/Parallel-Out Shift Register [ /Title (CD74 AC164, CD74 ACT16 4) /Subject
More information