Switching Pattern Optimisation Algorithm for Modular Multilevel Converters
|
|
- Hubert McKenzie
- 6 years ago
- Views:
Transcription
1 Switching Pattern Optimisation Algorithm for Modular Multilevel Converters Arman Hassanpoor, Staffan orrga School of Electrical Engineering KTH Royal Institute of Technology Stockholm, Sweden Markus Lindgren Automation Technologies ABB Corporate Research Västerås, Sweden Abstract The modular multilevel converters (MMCs) are widely used in different applications in recent years Due to lowloss operation, compactness and high modularity, MMC is greatly attractive for high voltage direct current (HVDC) applications The HVDC station costs and losses are highly related to the switching frequency, capacitor voltage ripple and power quality; which are influenced by modulation algorithm and cell selection methods This paper formulates the modulation algorithm in an advanced mathematical approach in order to initiate a versatile optimisation problem for switching pattern generation The most optimised patterns can be obtained through employing various optimisation constraints for different applications To overcome the calculation complexity for the optimisation problem, a permissive implementable algorithm is proposed and studied in a time-domain simulation platform The method utilizes the current level for switching purposes in order to obtain the lossless switching at zero-current crossing Although this paper focuses on HVDC, the mathematical model is widely available for any MMC application and, consequently, can enhance the converter performance by cutting down the losses I ITRODUCTIO The first voltage source converter based on two-level scheme is experimentally commissioned in 997 in Hellsjön, Sweden [] Later on, the three-level scheme was introduced for HVDC applications in order to enhance the poor harmonic performance of two-level converters Such converter topology is commercially used on the "Cross sound cable link" and "Murraylink" projects in the United States and Australia [], [3] However, the circuit complexity for three-level converters prevented level increase for this topology In due time, modular multilevel converter (MMC) proposed by Marquardt in 3 [4] and rapidly became very attractive in HVDC applications, flexible alternating current transmission systems (FACTS) and railway feeding interties [5], [6] In comparison to previous topologies, MMC brings high modularity and more compact design A high-voltage converter can be built by cascading hundred of cells in series [7] A cell provides a voltage contribution as maintained by energy storage element of the cell, ie cell capacitor voltage In the operation of MMC, the cells are switched frequently to resemble the reference voltage which ultimately controls the transmitted power Furthermore, the cell capacitor voltages are required to evenly distribute the capacitive energy over the cascaded cells, consequently, a number of switchings are needed to maintain the capacitor voltage balancing On the other word, cells are switched both for attaining the reference voltage as well as keeping the cell voltages balanced An individual cell voltage feedback control [8] and ranking the cells based on the voltage levels [4] are two well-known balancing methods Individual cell feedback control requires no complicated control hardware while it restricts the implementation of programmed modulation methods [9], on the other hand, capturing hundred of cell voltages and rank them in a small time step requires advance control hardware Besides, cell switchings are associated with semiconductor devices which in case result in semiconductor switching losses Various modulation methods have been proposed to fulfill the MMC requirements and also cut down the switching losses by reducing the switching frequency [9], [] However, all available methods tries to bring down the switching frequency as converter switching loss is not only related to the switching frequency but also depends on the current level at the switching instance As an inventive approach the effect of current level in the generated switching pattern is considered in the proposed method in this paper in order to minimize the switching loss as well as controlling the capacitor voltage ripple based on the design criteria The modulation and cellselection problem is initially formulated as an optimisation problem in Section II which enables the minimisation of converter switching loss The analogous problems and solutions in the field of computer science is introduced in Section III Section IV is devoted to the simulation results for a proposed heuristic method which is implemented in a pointto-point HVDC model At the end, the conclusion is drawn in Section V II MMC DESCRIPTIO AD PROBLEM STATEMET A MMC Topology Circuit schematic of MMC with half-bridge cell configuration is depicted in Fig (a) A transformer links the three-phase converter to a three-phase alternative current (ac) power network at the point of common coupling (PCC) Each converter phase comprises two converter arms in which cells are connected in series Two controllable semiconductor switches (Sw n, Sw n ), ie insulated-gate bipolar transistor (IGBT), determines the voltage contribution of the corresponding cell by inserting or bypassing the cell capacitor (C), which
2 respectively exposes v capn or zero voltage level at the cell terminals Accurately enough, it is assumed that capacitor voltages are either constant during the bypassed period or differing during inserted intervals The conversion from ac to dc and contrariwise is carried out by synthesising different voltage levels in each converter arm Different voltage levels would be available by manipulating the number of inserted cells in each converter arm Therefore, the converter arm voltage (v p,n (i)) can be described as: in which S n = v p,n (i) = S n v capn () n= if n th cell is inserted if n th cell is bypassed and i indicates the phase number The switching signal (S) is the ultimate control action which determines the converter arm voltage based on the reference voltage (vp,n ref ) for the corresponding arm vp,n ref is generated, considering the amount of required active and reactive power at PCC and/or the required voltage at dc side These conditions determine the converter operating point However, the dynamic control of the converter is realized by controlling the ac current towards the grid (i s ), current towards dc side (i d ) and internal circulating current (i c ) [] The converter dynamic relations can be obtained through Kirchhoff s voltage low in an arbitrary converter phase of Fig as follows: di p v dc + v p + Ri p + L arm dt + L di s T dt + v g = () di n v dc v n Ri n L arm dt + L di s T dt + v g = (3) The dynamic relation for the output current is obtained by adding () and (3) and simply yielding as di s L eq dt = v s R i s v g (4) v s = vn vp :inner emf, driving i s i s = i p i n :converter phase current L eq = + L T :equivalent reactance in the system Similarly, the dynamic relation for circulating currents are available through subtracting () and (3) as di c L arm dt = v c Ri c (5) vc = v dc vn+vp :internal voltage, driving i c i c = ip+in :circulating current (4) and (5) defines the fundamental differential equations for current controller (i s ) and also circulating current controller (i c ) which are referred as a high level control in Fig (b) These two currents are controlled through reference voltages for inner emf and internal voltage (vs ref and vc ref ) and since the insertion indices can be selected with two degrees of freedom vg AC Grid Measured data Order data Swn Swn C Single Structure Point of Common Coupling Power Controller + vcap - Transformer n is(i) Current Controller Arm Arm 3 Arm 5 ip ip ip3 High level control R R R R R R in in in3 Arm Arm 4 Arm 6 (a) (b) Insertion umber Generation ref n p, n vp(i) vn(i) id id Measured data Modulation Strategy Low level control vdc vdc Firing Pulses (S) Fig Modular multilevel converter (a) circuit schematic, (b) control block diagram then v ref ph and vref c can be set independently However, the reference voltage for each arm can be obtained by solving v c and v s for v p and v n as: v ref p = v dc v ref s v ref c v ref n = v dc + v ref s v ref c (6) On the other hand, according to () and the assumption of nominal capacitor voltage (vcap nom ) equal to v dc for each cell, the arm reference voltages can be simply obtained as an integer numbers which determines the number of inserted cells in the corresponding arm: n ref p,n (i) = S(k) = Round( vref k= p,n (i) vcap nom ) (7) The Round function in (7) assigns the nearest integer value of the input to the insertion number of n ref p,n (i) Therefore, the converter control, ultimately, is realized by regulating the number of inserted cells according to n ref p,n (i) in each time step B Problem Statement As is explicated in previous subsection, the high-level control continuously determines the number of required level in each arm (n ref p,n ), nevertheless, there are many combinations
3 Percent [%] umber of availbale combinations [Log] 3 All available combinations for the case = to = 5 4 Eon, Tvj = 5 C Eoff, Tvj = 5 C 5 E [J] umber of required level, n ref I c [A] Fig Available combinations for = to (: number of cells/arm) Fig 3 45kV Infineon IGBT module switching energy vs collector current (ref: wwwinfineoncom) which can synthesis the n ref p,n and it can be configured as: ( )! n ref = p,n n ref p,n!( n ref p,n )! (8) (8) is valid for all n ref p,n,,, } and is numerically plotted in Fig for a converter with cells per arm in the range of,, } This Figure illustrates how many cell combinations are available for different voltage levels in each arm and also how the number of these cell combinations grows exponentially when the number of cells () arises Evidently, the converter loss and also cell voltage design is influenced by the selected cell combinations A proper cell selection method is to recognise the most suitable cells combination at each moment while considering the generated switching losses and cell capacitor voltages Therefore, the cell selection method can be formulated as an optimisation problem with different constraints and objectives for different applications The mathematical principle for the optimised cell selection method is developed in this paper However, the discussed constraints and objectives are specified for HVDC application Conventionally, the modulation and cell assignment methods either employ carrier-based pulse width modulation (PWM) [8] or sorting algorithm [4] The main objective of both methods is to maintain the balanced capacitor voltages for all cells while the required number of cells (n ref p,n ) are inserted However, neither of the aforementioned methods considers the current level at switching time As is shown in Fig 3, the semiconductor switching loss proportionally relates to the conducting current (I c ) at the switching time For instance, a turn-on event at I c = 8A exposes 4J which is two times greater than a turn-on event at I c = 4A Therefore, the total generated switching loss is not only related to the switching frequency but also is related to the current level at switching instance The proposed mathematical formulation of the cell selection method enables the integration of current level in cell selection algorithm C Mathematical Modeling Let s take the steady-state operation of a converter, rated for active power of P =MW and reactive power of Q=3MW at 5Hz The typical arm current (i p ) and insertion index (n p ) X: Y: 88 Arm Current vs insertion index [one cycle] X: 5 Y: X: 65 Y: X: 788 Y: X: 558 Y: 93 Discharging interval X: 848 Y: - Charging interval t t t k t n Fig 4 umber of inserted cells (%n p of ) vs corresponding arm current (%i p of i max p ) for an arbitrary arm are plotted in Fig 4 for one period Both curves are normalised to hundred percent of their maximum values Each arm current period is divided in two charging and discharging intervals, according to the converter operating point The positive arm current will charge up the inserted cells capacitor and the negative arm current will discharge the capacitor of inserted cells Referring to Fig 4, during each time step, the voltage of each inserted cell varies according to: v capn (t) = v capn (t ) + S n (t) v cap (t) (9) v cap (t) = C t t t i p (t)dt () ote that t is the sampling time step of control system The voltage-change vector ( v cycle ) is defined as: v cycle = S n v cap () for one cycle The " " denotes the element-wise product of two matrices S n and v cap which are the vectorised representation of switching pulses and differential capacitor voltage for the whole cycle as: S n = cell cell cell t S (t ) S (t ) S (t ) t S (t ) S (t ) S (t ) t n S (t n ) S (t n ) S (t n )
4 and + v cap (t ) + v cap (t ) + v cap (t ) + v cap (t ) v cap = + v cap (t k ) + v cap (t k ) () v cap (t k+ ) v cap (t k+ ) v cap (t n ) v cap (t n ) The row-wise study of S n determines the first problem constraint as: Constraint : n ref p (t) = S n (t) (3) t= n= This constraint ensures that the number of inserted cells is equal to the number of requested cells at each time step Further, the differential capacitor voltage matrix ( v cap ) shows the amount of voltage change in each time step Referring to () and Fig 4, the cell capacitor voltages are increased associated with the positive difference voltage from t to t k while the current crosses zero at t k and hereafter, the negative difference voltage is exposed to the inserted cells and decrease the cell capacitor voltages As is discussed in [], the cell capacitor voltage can not exceed a certain limit This limit is determined by the cell design and is related to the semiconductor blocking voltage However, the cell selection algorithm needs to ensure that all cell voltages are balanced between a maximum (V max ) and minimum (V min ) level all the time This leads to the second constraint as: Constraint : V min v capn (t) V max (4) n= t= Up to now, the cell behaviour in one period is analysed, based on an available switching pulse pattern and cell voltages However, the converter steady-state operation permits the assumption of analogous arm current in all cycles In this case, the cell selection method can determine the switching pulse pattern at the beginning of each cycle based on the arm current from the previous cycle So, the optimisation subject is to find the pulse pattern matrix of S n for the coming cycle based on the v cap matrix from the previous cycle while both constraints are satisfied in all times Hereafter, this optimisation subject is defined as X n The goal is to find an X n (t) for all moments t and all cells n, such that an objective function is minimised There are different possible variants of this function and below are two examples: ) Minimise the switching frequency: Each element of the switching pulse matrix (X n ) is either (inserted cell) or (bypassed cell), therefore, X n can be considered as a binary matrix in which each column corresponds to the status of one cell during one cycle and each row indicates the status of all cells at each time step So, considering one column of X n, we can define a switching-change matrix ( X n ) as: X n (t) = (X n (t) X n (t )) (5) which points out the switching moment for each cell in one cycle In simple words, S n is a binary matrix which is made based on the switching pulse matrix (X n ) and all its elements are zero except the moment that the status of the corresponding cell is changed So, the number of switching events are realised through column-wise summation of X n and, consequently, the first objective function can be defined as: Objective : min f (x) = n= t= which minimises the total switching frequency X n (t) (6) ) Minimise the switching power loss: As is discussed in Section II-B, the switching power loss is proportional to the current level at switching moment, see Fig 3 Moreover, the switching moment is realised in X n according to (5) Therefore, the switching cost can be determined by multiplying a weighting factor with X n The weighting factor (W F ) is computed in agreement with current level as: ( W F = i norm t ) T,, i norm, i norm t k+,, i tn (7) t k i norm t = i p (t) i max p W F represents a unity-based normalised cost function for switching events in the rang of [,] The most costly switching event is the one which occurs at W F (t)= and any switching which happens at W F (t)= (zero current crossing) is almost lossless event Indeed, the switching events at lower W F generates less switching power loss So, the second objective function, now, can be defined as follow: Objective : min f (x) = n= t= which minimises the total switching power loss III METHOD DESCRIPTIO W F (t) X n (t) (8) The cell selection method is to select the most suitable combination from all feasible solutions in (8), such that objective function (8) is minimised and constraints (3 and 4) are upheld The result would be the switching pattern which generates the minimum power loss In this case, the cell selection method is a discrete variables optimisation problem (combinatorial) which needs to be solved in the beginning of each cycle, based on the predicted arm current from the previous cycle However, there is no straightforward solution for this combinatorial optimisation problem as: The solution space is dramatically large depending on the number of cells and also the control system sampling frequency The execution time for the optimisation solver should be as short as the control system sampling time (in the range of micro seconds)
5 Two similar problems are well-known in the field of computer science which are studied firstly in this Section and later, some potential solutions are introduced in order to reduce the complexity of the method A Similar Problems ) Bin-packing problem: A similar problem to the one presented in Section II-C is bin-packing [3] Bin-packing is concerned with packing a set of k items, each with a specific weight, w j, into as few bins as possible, each with a capacity q The problem is to assign each item to a bin, without violating the bin s capacity, and find an assignment to bins which minimizes the number of used bins Mathematically the problem can be formulated as follows: minimise z = k i= y i k constraint j= w jx ij qy i, i =,, k} k constraint i= x ij =, j =,, k} if bin i is used y i = otherwise if item j assigned to bin i x ij = otherwise The main differences compared to the cell selection optimisation problem, stated in Section II-C are: The number of bins (cells) is fixed in cell selection optimisation problem At each sample there is a fixed number of bins (cells) which needs to be used (n p,n ) There is a part of cycle items (voltage) is removed from the bins (discharging interval) There is a minimum limit for the items (voltage) for each bin (cell) Bin-packing is well-known to be P-hard (non-deterministic polynomial-time hard) [4] which has no polynomial-time solver ) Knapsack problem : Knapsack problems [4] are similar to bin-packing problems with an addition condition that each item has an associated value (a j ), the goal is to maximize the value of the items which can fit in the knapsack Furthermore, there is only a single knapsack, ie, not multiple bins as in the bin-packing problem The problem is formulated mathematically as follows: maximise z = k j= a jx j k constraint j= w jx j q, j =,, k} x j = if item j is selected otherwise and w j and q are weight of the item j and the bin capacity, respectively With respect to the cell selection problem presented in Section II-C, using bin-packing as an analogy works well when minimizing the number of switches (objective (6)), while the knapsack problem more closely matches the problem of minimizing the cost of switching (objective (8)) However, similar to bin-packing problem, knapsack problem is also P-hard problem and if there are execution time constraints,which is the case in cell selection problem, there is basically no other choice than to resort to approximate solutions rather than optimal solutions B Potential Solutions The optimal solvers for P-hard problems have long execution time These solvers have to evaluate, in essence, all combinations before finding an optimal solution Therefore it is very frequent to employ heuristics to solve these kinds of problems, since these can often produce good enough solutions in short execution time ote that we have not proven that the cell selection problem is P-hard, but as is noted in Section III-A, there are strong similarities with bin-packing and the knapsack problem However, this subsection contains a brief excerpt of the available approaches for such a P-hard problem, and ends up with a heuristic solution ) Local search: Local search techniques [5] start at some point in the solution space and tries to move in a direction from the starting point which improves the solution This procedure is repeated until the solution no longer improves There are several different kinds of algorithms belong to the class of local search methods One drawback with local search is that there is a possibility to get stuck in a local minimum/maximum depends on what is being sought ) Local search + Genetic algorithm : Local search can be combined with other techniques to form hybrid approaches As an example, genetic algorithms which have higher probability of reaching close to the global optimum, may sometimes not reach the actual optimum due to lack of local search behavior By combining local search and genetic algorithms there is a potential to tackle the drawbacks of both methods 3) Pre-computed solutions(caching) : As is mentioned in Section III, the arm current can be predicted from the previous cycle when the converter operates in steady-state In case there is a little variance among the different cycles, there is a potential to pre-compute solutions to the problem or to cache good solutions which are later reused 4) Divide and conquer: In the cell selection problem there is a possibility to divide the problem into one positive and one negative period see () Potentially one could devise methods which solve these parts separately or to use one method for charging interval and one for discharging interval 5) Heuristics: Based on the available literature in the computer science field [4], it seems that heuristics have the best chance of solving the cell selection problem in sufficiently short time Heuristic bases the solution on some knowledge available from the constraints and objectives of the problem Based on that, a heuristic method is proposed in this paper that first uses the cells with high voltages during low currents
6 L=sort cells (descending) YES Start zero current crossing? O Load the previous sorted list (L) TABLE I CIRCUIT PARAMETERS USED FOR SIMULATIO Quantity otation Value Rated active power P GW Rated reactive power Q 3 MVAR Direct voltage v dc 3 kv Alternating voltage V 4 kv Rated frequency f 5 Hz umber of cells/arm 4 capacitance C 35 kj/mw Transformer leakage reactance L T 5%pu Transformer Resistance L R 5%pu Turn off cell(n) Turn on last off cell from L list Fig 5 O vcap(n) < V max YES Assign L( to np,n ref ) O YES ip,n(t) < End vcap(n) > V min YES The flowchart of proposed method, CT Boptimised O Turn off cell(n) Turn on first off cell from L list while keeps the cells with low voltages for high current intervals In this case the number of switching events are minimised during the high current intervals which leads to less generated switching loss Moreover, the proposed method utilises the zero current crossing to do the switching for balancing purposes (lossless interval) The method is named CT Boptimised, optimised cell tolerance band modulation The flowchart for the proposed method, CT Boptimised, is available in Fig 5 This method requires no current prediction for the coming cycle and is modified for online implementation in real-time control systems It is proposed to create a sorted list (L) out of the cell voltages in ascending order such: L = (v cap (highest),, v cap (lowest)) (9) at the time that corresponding arm current crossed the zero level The number of required cells (n ref p,n ) are assigned to be inserted from the sorted list L in each time step while this list is updated only at zero current crossing However, the mechanical and electrical design of the cell lays the maximum and minimum limits on cell capacitor voltages [6] So, each cell should not charge more than V max and discharge below V min These voltage limitations are defined as a tolerance band in the proposed method So, if a cell voltage reaches the V max or V min it will be bypassed and the last off-cell in L will replace it In such a trend, the cells with the highest voltages will charge up to V max in low current intervals, later, the cells with the lowest voltages are inserted during the high current levels and consequently, these cells can be kept on for a longer time and less switching for balancing purpose is required IV SIMULATIO RESULTS A point-to-point HVDC link is modeled in a time-domain simulation software (PSCAD/EMTDC) in order to study the performance of the proposed cell selection method The basic parameters of the simulated model is specified in Table I The converter under study has the topology illustrated in Fig consists of 4 cells per arm A generic high-level control based on open-loop control [7] is implemented in the converter under study Moreover, a third-order harmonic (zero sequence) is added to the reference voltage in order to maximise the converter voltage capability Fig 6 shows the simulation results for the steady-state operation of the converter works at rated operating point (P =GW, Q=3MVAR) Fig 7 clarifies how the cell capacitor voltages vary inside tolerance band (V max,v min ) according to the arm current in one cycle V max has been set to % over the nominal cell voltage of 6kV, in this study, which ends up to total average switching frequency equal to 5Hz ote that the sorted list (L) updates at zero-current crossing moment, therefore, 7% of the switching events are appeared at the current level below A which generates relatively no switching loss However, the average switching frequency for the switching events at the current above A is 95Hz, which in comparison to the conventional carrier-based pulse width modulation (PWM) methods [] shows 5% improvement In [], the switching frequency of the converter with the same condition is Hz The features of the proposed cell selection method can be summarised as: It utilises the zero-current crossing to perform the balancing switching events at lossless moment It minimises the switching events at high current intervals by reserving the cells with high voltage availability The cell capacitor voltages are directly controlled by fix tolerance bands Sorted list needs to be created only twice in each cycle Fundamental switching frequency is achievable for some operating point V COCLUSIO The modulation and cell selection problem of the modular multilevel converters are mathematically formulated as a combinatorial optimisation problem which are, continuously, subjected to the cell voltage and reference voltage constraints The objective functions are also developed to enable the minimisation of converter switching losses The comparison
7 Current [ka] Voltage [unity-based normalised] Voltage [kv] umber of inserted cells Current [ka] Converter arm current (a) umber of required cells (n p ref ) (b) capacitor voltage ripple, CTBoptimised (c) Fig 6 Simulation results for proposed method (a) Converter arm current, (b) umber of required cells (n ref p ), (c) Capacitor voltage ripple Arm current vs cell capacitor voltages, CTBsort s with high voltages s with low voltages Charging interval Discharging interval Fig 7 Arm current vs capacitor voltage ripples in one cycle for the proposed method, CT Boptimised between the cell selection problem and similar problems in the field of computer science disclosed that the heuristic methods advance the most fast solution for the cell selection problem However, a heuristic method is proposed in this paper which utilises the zero-current crossing (lossless interval) for doing the switchings for balancing purposes The proposed method requires no advanced control hardware since the method relies on a sorted list out of cell voltages which is updated only twice in each cycle The simulation results show that average switching frequency is 95Hz, considering the switching events V max at currents above A It shows an improvement of 5% in the switching frequency in comparison to the conventional carrier-based PWM methods which, ultimately, brings a lower converter operation cost REFERECES [] G Asplund, K Svensson, J Häfner, J Lindberg, and R Pȧlsson, Dc transmission based on voltage source converters, in Cigré paper o 4-3, Paris, France, 998 [] I Mattsson, B Railing, B Williams, G Moreau, and C Clarke, Murraylink, the longest underground hvdc cable in the world in Cigré Paper o B4-3, Paris, France, 4 [3] B Railing, J Miller, P Steckley, G Moreau, P Bard, L RonstrÃűm, and J Lindberg, Cross sound cable project, second generation vsc technology for hvdc, in Cigré Paper o B4-, Paris, France, 4 [4] A Lesnicar and R Marquardt, An innovative modular multilevel converter topology suitable for a wide power range, in Proc of IEEE PowerTech, Bologna, Italy, June [5] M Winkelnkemper, A Korn, and P Steimer, A modular direct converter for transformerless rail interties, in Proc IEEE ISIE, Bari, Italy, July 4-7, pp [6] M Hiller, D Kurg, R Sommer, and S Rohner, A new highly modular medium voltage converter topology for industrial drive applications, in Proc European Power Electronics Conf, Barcelona, Spain, September 8-, pp [7] H H J Dorn and D Retzmann, A new multilevel voltage sourced converter topology for hvdc applications, in Cigré Paper o B4-34, Paris, France, 8 [8] M Hagiwara and H Akagi, Control and experiment of pulsewidthmodulated modular multilevel converters, IEEE Trans Power Electron, vol 4, pp , July 9 [9] K Ilves, A Antonopoulos, S orrga, and H-P ee, A new modulation method for the modular multilevel converter allowing fundamental switching frequency, IEEE Trans Power Electron, vol 7, pp , August [] Q Jiangchao and M Saeedifard, Reduced switching-frequency voltage-balancing strategies for modular multilevel hvdc converters, IEEE Trans Power Del, vol 8, pp 43 4, August 3 [] L Harnefors, A Antonopoulos, S orrga, L Ängquist, and H-P ee, Dynamic analysis of modular multilevel converters, IEEE Trans Ind Electron, vol 6, pp , July 3 [] A Hassanpoor, S orrga, H-P ee, and L Ängquist, Evaluation of different carrier-based pwm methods for modular multilevel converters for hvdc application, in IECO - 38th Annual Conf on IEEE Ind Elec Society, Montreal, Canada, October 5-8, pp [3] S Martello and P Toth, Knapsack Problems: Algorithms and Computer Implementations, st ed John Wiely & Sons, 99 [4] T Izumi, T Yokomaru, A Takahashi, and Y Kajitani, Computational complexity analysis of set-bin-packing problem, in IEEE International Symposium on Circuits and Systems, Monterey, Canada, 3 May 3 June 998, pp vol6 [5] Y-K Kwok and I Ahmad, Benchmarking and comparison of the task graph scheduling algorithms, IEEE Trans Parallel Distrib Syst, vol 59, pp 38 4, December 999 [6] A Hassanpoor, L Ängquist, S orrga, K Ilves, and H-P ee, Tolerance band modulation methods for modular multilevel converters, IEEE Trans Power Electron, vol PP, p, February 4 [7] L Ängquist, A Antonopoulos, D Siemaszko, K Ilves, M Vasiladiotis, and H-P ee, Open-Loop Control of Modular Multilevel Converters Using Estimation of Stored Energy, IEEE Trans Ind Appl, vol 47, no 6, pp 56 54,
Tolerance Band Modulation Methods for Modular Multilevel Converters
Tolerance Band Modulation Methods for Modular Multilevel Converters Arman Hassanpoor, Kalle Ilves, Staffan Norrga, Lennart Ängquist, Hans-Peter Nee ROYAL INSTITUTE OF TECHNOLOGY (KTH) Teknikringen 33,
More informationComparative Analysis of Control Strategies for Modular Multilevel Converters
IEEE PEDS 2011, Singapore, 5-8 December 2011 Comparative Analysis of Control Strategies for Modular Multilevel Converters A. Lachichi 1, Member, IEEE, L. Harnefors 2, Senior Member, IEEE 1 ABB Corporate
More informationSemi-Full-Bridge Submodule for Modular Multilevel Converters
Semi-Full-Bridge Submodule for Modular Multilevel Converters K. Ilves, L. Bessegato, L. Harnefors, S. Norrga, and H.-P. Nee ABB Corporate Research, Sweden KTH, Sweden Abstract The energy variations in
More informationThis is the published version of a paper presented at EPE 14-ECCE Europe. Citation for the original published paper:
http://www.diva-portal.org This is the published version of a paper presented at EPE 14-ECCE Europe. Citation for the original published paper: Ahmad Khan, N., Vanfretti, L., Li, W. (214) Hybrid Nearest
More informationTHE modular multilevel converter (MMC), first presented
IECON215-Yokohama November 9-12, 215 Performance of the Modular Multilevel Converter With Redundant Submodules Noman Ahmed, Lennart Ängquist, Antonios Antonopoulos, Lennart Harnefors, Staffan Norrga, Hans-Peter
More informationDC-LINK CURRENT RIPPLE ELIMINATION & BALANCING OF CAPACITOR VOLTAGE BY USING PHASE SHIFTED CARRIER PWM FOR MODULAR MULTILEVEL CONVERTER
DC-LINK CURRENT RIPPLE ELIMINATION & BALANCING OF CAPACITOR VOLTAGE BY USING PHASE SHIFTED CARRIER PWM FOR MODULAR MULTILEVEL CONVERTER K Venkata Ravi Kumar PG scholar, Rajeev Gandhi Memorial College of
More informationInvestigation of negative sequence injection capability in H-bridge Multilevel STATCOM
Investigation of negative sequence injection capability in H-bridge Multilevel STATCOM Ehsan Behrouzian 1, Massimo Bongiorno 1, Hector Zelaya De La Parra 1,2 1 CHALMERS UNIVERSITY OF TECHNOLOGY SE-412
More informationA cost effective hybrid HVDC transmission system with high performance in DC line fault handling
2, rue d Artois, F-758 PARIS B4-7 CIGRE 28 http : //www.cigre.org A cost effective hybrid HVDC transmission system with high performance in DC line fault handling Mats Andersson, Xiaobo ang and ing-jiang
More informationMMC based D-STATCOM for Different Loading Conditions
International Journal of Engineering Research And Management (IJERM) ISSN : 2349-2058, Volume-02, Issue-12, December 2015 MMC based D-STATCOM for Different Loading Conditions D.Satish Kumar, Geetanjali
More informationDesign of a Modular Multilevel Converter as an Active Front-End for a magnet supply application
CERN-ACC-015-0009 k.papastergiou@cern.ch Design of a Modular Multilevel Converter as an Active Front-End for a magnet supply application 1 Panagiotis Asimakopoulos, 1 Konstantinos Papastergiou, Massimo
More informationHVDC Transmission Systems Based on Modular Multilevel Converters
HVDC Transmission Systems Based on Modular Multilevel Converters Maryam Saeedifard Georgia Institute of Technology (maryam@ece.gatech.edu) PSERC Webinar February 3, 2015 Presentation Outline Introduction
More informationDesign, Control and Application of Modular Multilevel Converters for HVDC Transmission Systems by Kamran Sharifabadi, Lennart Harnefors, Hans-Peter
1 Design, Control and Application of Modular Multilevel Converters for HVDC Transmission Systems by Kamran Sharifabadi, Lennart Harnefors, Hans-Peter Nee, Staffan Norrga, Remus Teodorescu ISBN-10: 1118851560
More informationTHE greatest drawback of modular multilevel topologies,
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 31, NO. 10, OCTOBER 2016 6765 Letters Quasi Two-Level PWM Operation of an MMC Phase Leg With Reduced Module Capacitance Axel Mertens and Jakub Kucka Abstract
More informationZERO PHASE SEQUENCE VOLTAGE INJECTION FOR THE ALTERNATE ARM CONVERTER
ZERO PHASE SEQUENCE VOLTAGE INJECTION FOR THE ALTERNATE ARM CONVERTER F J Moreno*, M M C Merlin, D R Trainer*, T C Green, K J Dyke* *Alstom Grid, St Leonards Ave, Stafford, ST17 4LX Imperial College, South
More informationModelling of Modular Multilevel Converter Using Input Admittance Approach
Modelling of Modular Multilevel Converter Using Input Admittance Approach Chalmers University of Technology Division of Electric Power Engineering Master s Thesis in Electric Power Engineering ADULIS ABUN
More informationPreprint.
http://www.diva-portal.org Preprint This is the submitted version of a paper presented at 2th European Conference on Power Electronics and pplications (EPE ECCE Europe), SEP 7-2, 28, Riga, LTVI. Citation
More informationAnalysis of Modulation and Voltage Balancing Strategies for Modular Multilevel Converters
University of South Carolina Scholar Commons Theses and Dissertations 1-1-2013 Analysis of Modulation and Voltage Balancing Strategies for Modular Multilevel Converters Ryan Blackmon University of South
More informationDesign and Implementation of a Variable-Frequency Drive Using a Multi-Level Topology
University of Manitoba Department of Electrical & Computer Engineering ECE 4600 Group Design Project Project Proposal Design and Implementation of a Variable-Frequency Drive Using a Multi-Level Topology
More informationAEIJST - July Vol 3 - Issue 7 ISSN A Review of Modular Multilevel Converter based STATCOM Topology
A Review of Modular Multilevel Converter based STATCOM Topology * Ms. Bhagyashree B. Thool ** Prof. R.G. Shriwastva *** Prof. K.N. Sawalakhe * Dept. of Electrical Engineering, S.D.C.O.E, Selukate, Wardha,
More informationBender s Decomposition Algorithm for Model Predictive Control of a Modular Multi-level Converter
Bender s Decomposition Algorithm for Model Predictive Control of a Modular Multilevel Converter Minyue Ma, Student Member, IEEE, Lingling Fan, Senior Member, IEEE Abstract In this paper, we consider an
More informationAN IMPROVED MODULATION STRATEGY FOR A HYBRID MULTILEVEL INVERTER
AN IMPROED MODULATION STRATEGY FOR A HYBRID MULTILEEL INERTER B. P. McGrath *, D.G. Holmes *, M. Manjrekar ** and T. A. Lipo ** * Department of Electrical and Computer Systems Engineering, Monash University
More informationA NEW APPROACH FOR MODELING COMPLEX POWER SYSTEM COMPONENTS IN DIFFERENT SIMULATION TOOLS
A NEW APPROACH FOR MODELING COMPLEX POWER SYSTEM COMPONENTS IN DIFFERENT SIMULATION TOOLS Per-Erik Bjorklund Jiuping Pan Chengyan Yue Kailash Srivastava ABB Power Systems ABB Corporate Research ABB Corporate
More informationAlternate Arm Converter Operation of the Modular Multilevel Converter
Alternate Arm Converter Operation of the Modular Multilevel Converter M.M.C. Merlin, P.D. Judge, T.C. Green, P.D. Mitcheson Imperial College London London, UK michael.merlin@imperial.ac.uk Abstract A new
More informationAnalysis and Design of Modular Multilevel Converters for Grid Connected Applications
Analysis and Design of Modular Multilevel Converters for Grid Connected Applications Kalle Ilves KTH Royal Institute of Technology (Sweden) ilves@kth.se Abstract This paper is a licentiate compilation-thesis
More informationA New Network Proposal for Fault-Tolerant HVDC Transmission Systems
A New Network Proposal for Fault-Tolerant HVDC Transmission Systems Malothu Malliswari 1, M. Srinu 2 1 PG Scholar, Anurag Engineering College 2 Assistant Professor, Anurag Engineering College Abstract:
More informationPublished in: Proceedings of the 17th Conference on Power Electronics and Applications, EPE'15-ECCE Europe
Aalborg Universitet Performance Comparison of Phase Shifted PWM and Sorting Method for Modular Multilevel Converters Haddioui, Marcos Rejas; Máthé, Lászlo; Burlacu, Paul Dan; Pereira, Heverton A. ; Sangwongwanich,
More information29 Level H- Bridge VSC for HVDC Application
29 Level H- Bridge VSC for HVDC Application Syamdev.C.S 1, Asha Anu Kurian 2 PG Scholar, SAINTGITS College of Engineering, Kottayam, Kerala, India 1 Assistant Professor, SAINTGITS College of Engineering,
More informationThe Modular Multilevel Converter
The Modular Multilevel Converter presented by Josep Pou Assoc. Professor, IEEE Fellow Program Director Power Electronics, Energy Research Institute at NTU (ERI@N) Co-Director, Electrical Rolls-Royce Corp
More informationJoe Warner, Electric Power Industry Conference (EPIC), November 15, 2016 Advances in Grid Equipment Transmission Shunt Compensation
Joe Warner, Electric Power Industry Conference (EPIC), November 15, 2016 Advances in Grid Equipment Transmission Shunt Compensation Slide 1 Excerpt from the BoA BoA: Book of Acronyms MSC/MSR: Mechanically
More informationControl and modulation strategies for MMC - based HVDC
Control and modulation strategies for MMC - based HVDC Master Thesis PED3-942 Marcos Rejas Haddioui Pontoppidanstræde 101 DK-9220 Aalborg Copyright c Aalborg University 2015 Title: Control and Modulation
More informationPartial Power Operation of Multi-level Modular Converters under Subsystem Faults
Partial Power Operation of Multi-level Modular Converters under Subsystem Faults Philip Clemow Email: philipclemow@imperialacuk Timothy C Green Email: tgreen@imperialacuk Michael M C Merlin Email: michaelmerlin7@imperialacuk
More informationA Review of Modulation Techniques for Chopper cell based Modular Multilevel Converters
A Review of Modulation Techniques for Chopper cell based Modular Multilevel Converters Gayathri G 1, Rajitha A R 2 1 P G Student, Electrical and Electronics, ASIET Kalady, Kerala,India 2 Assistant professor,
More informationCascaded Two Level Electrical Converter-Based Multilevel STATCOM for High Power Utilization
Cascaded Two Level Electrical Converter-Based Multilevel STATCOM for High Power Utilization D.Nagaraju M.Tech-PE, Vidya Bharathi Institute of Technology, T.S, India. L.Ramesh Associate Professor, Vidya
More informationOperation of Modular Multilevel Converters Under Voltage Constraints
Operation of Modular Multilevel Converters Under Voltage Constraints Mario López, Fernando Briz, Alberto Zapico, David Diaz-Reigosa and Juan Manuel Guerrero Department of Electrical Engineering, University
More informationGrid integration of offshore wind farms using HVDC links: HVDC-VSC technology overview
Grid integration of offshore wind farms using HVDC links: HVDC-VSC technology overview ICREPQ 2013, Basque Country, 22 nd March 2013 Salvador Ceballos Salvador.ceballos@tecnalia.com Introduction OWPP layouts
More informationModular Multilevel Converter Modelling, Control and Analysis under Grid Frequency Deviations
Downloaded from orbit.dtu.dk on: Apr, 8 Modular Multilevel Converter Modelling, Control and Analysis under Grid Frequency Deviations Sztykiel, Michal ; da Silva, Rodrigo; Teodorescu, Remus ; Zeni, Lorenzo;
More informationMOST electrical systems in the telecommunications field
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 46, NO. 2, APRIL 1999 261 A Single-Stage Zero-Voltage Zero-Current-Switched Full-Bridge DC Power Supply with Extended Load Power Range Praveen K. Jain,
More informationChapter -3 ANALYSIS OF HVDC SYSTEM MODEL. Basically the HVDC transmission consists in the basic case of two
Chapter -3 ANALYSIS OF HVDC SYSTEM MODEL Basically the HVDC transmission consists in the basic case of two convertor stations which are connected to each other by a transmission link consisting of an overhead
More informationImprovement Voltage Sag And Swell Under Various Abnormal Condition Using Series Compensation
Improvement Voltage Sag And Swell Under Various Abnormal Condition Using Series Compensation Sumit Borakhade #1, Sumit Dabhade *2, Pravin Nagrale #3 # Department of Electrical Engineering, DMIETR Wardha.
More informationDoctoral Thesis. Multilevel Converters: Topologies, Modelling, Space Vector Modulation Techniques and Optimisations
Doctoral Thesis Multilevel Converters: Topologies, Modelling, Space Vector Modulation Techniques and Optimisations University of Seville Electronic Engineering Department Power Electronics Group Author:
More informationThe University of Nottingham
The University of Nottingham Power Electronic Converters for HVDC Applications Prof Pat Wheeler Power Electronics, Machines and Control (PEMC) Group UNIVERSITY OF NOTTINGHAM, UK Email pat.wheeler@nottingham.ac.uk
More informationTO OPTIMIZE switching patterns for pulsewidth modulation
198 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 44, NO. 2, APRIL 1997 Current Source Converter On-Line Pattern Generator Switching Frequency Minimization José R. Espinoza, Student Member, IEEE, and
More informationFPGA-based Implementation of Modular Multilevel Converter Model for Real-time Simulation of Electromagnetic Transients
FPGA-based Implementation of Modular Multilevel Converter Model for Real-time Simulation of Electromagnetic Transients Mahmoud Matar, Dominic Paradis and Reza Iravani Abstract-- This paper presents the
More informationAnalysis of Voltage Balancing Limits in Modular Multilevel Converters
Analysis of Voltage Balancing Limits in Modular Multilevel Converters Salvador Ceballos (), Josep Pou (), Sanghun Choi (3), Maryam Saeedifard (3), Vassilios Agelidis () () Tecnalia Research & Innovation,
More informationReduced PWM Harmonic Distortion for a New Topology of Multilevel Inverters
Asian Power Electronics Journal, Vol. 1, No. 1, Aug 7 Reduced PWM Harmonic Distortion for a New Topology of Multi Inverters Tamer H. Abdelhamid Abstract Harmonic elimination problem using iterative methods
More informationInternational Journal of Emerging Technology in Computer Science & Electronics (IJETCSE) ISSN: Volume 11 Issue 1 NOVEMBER 2014.
ANALAYSIS AND DESIGN OF CLOSED LOOP CASCADE VOLTAGE MULTIPLIER APPLIED TO TRANSFORMER LESS HIGH STEP UP DC-DC CONVERTER WITH PID CONTROLLER S. VIJAY ANAND1, M.MAHESHWARI2 1 (Final year-mtech Electrical
More informationTHE modular multilevel converter (MMC), presented
IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, VOL., NO. 4, DECEMBER 014 117 Internal Power Flow of a Modular Multilevel Converter With Distributed Energy Resources Theodore Soong,
More informationFig.1. A Block Diagram of dc-dc Converter System
ANALYSIS AND SIMULATION OF BUCK SWITCH MODE DC TO DC POWER REGULATOR G. C. Diyoke Department of Electrical and Electronics Engineering Michael Okpara University of Agriculture, Umudike Umuahia, Abia State
More informationCHAPTER-III MODELING AND IMPLEMENTATION OF PMBLDC MOTOR DRIVE
CHAPTER-III MODELING AND IMPLEMENTATION OF PMBLDC MOTOR DRIVE 3.1 GENERAL The PMBLDC motors used in low power applications (up to 5kW) are fed from a single-phase AC source through a diode bridge rectifier
More informationIncorporation of Self-Commutating CSC Transmission in Power System Load-Flow
Queensland University of Technology From the SelectedWorks of Lasantha Bernard Perera Spring September 25, 2005 Incorporation of Self-Commutating CSC Transmission in Power System Load-Flow Lasantha B Perera,
More informationEfficient Modeling of Hybrid MMCs for HVDC Systems
Efficient Modeling of Hybrid MMCs for HVDC Systems Lei Zhang, Member, IEEE, Jiangchao Qin, Member, IEEE, Di Shi, Senior Member, IEEE, and Zhiwei Wang, Member, IEEE School of Electrical, Computer and Energy
More informationArm Inductance and Sub-module Capacitance Selection in Modular Multilevel Converter
University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange Masters Theses Graduate School 12-2013 Arm Inductance and Sub-module Capacitance Selection in Modular Multilevel Converter
More informationA DC DC multilevel boost converter J.C. Rosas-Caro 1 J.M. Ramirez 1 F.Z. Peng 2 A. Valderrabano 1
Published in IET Power Electronics Received on 4th August 2008 Revised on 12th November 2008 ISSN 1755-4535 A DC DC multilevel boost converter J.C. Rosas-Caro 1 J.M. Ramirez 1 F.Z. Peng 2 A. Valderrabano
More informationEfficient Modeling of Modular Multilevel Converters for Fast Simulation of Large-Scale MMC-HVDC Embedded Power Systems
Efficient Modeling of Modular Multilevel Converters for Fast Simulation of Large-Scale MMC-HVDC Embedded Power Systems Final Project Report S-78G Power Systems Engineering Research Center Empowering Minds
More informationSwitching Angles and DC Link Voltages Optimization for. Multilevel Cascade Inverters
Switching Angles and DC Link Voltages Optimization for Multilevel Cascade Inverters Qin Jiang Victoria University P.O. Box 14428, MCMC Melbourne, Vic 8001, Australia Email: jq@cabsav.vu.edu.au Thomas A.
More informationA hybrid multilevel inverter topology for drive applications
A hybrid multilevel inverter topology for drive applications Madhav D. Manjrekar Thomas A. Lipo Department of Electrical and Computer Engineering University of Wisconsin Madison 1415 Engineering Drive
More informationSimulation and Comparision of Back To Back System using Bidirectional Isolated DC-DC Converter with Active Energy Storage
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 5, Number 3 (2012), pp. 231-238 International Research Publication House http://www.irphouse.com Simulation and Comparision of Back
More informationVoltage Unbalance Elimination in Multilevel Inverter using Coupled Inductor and Feedback Control
Voltage Unbalance Elimination in Multilevel Inverter using Coupled Inductor and Feedback Control Divya S 1, G.Umamaheswari 2 PG student [Power Electronics and Drives], Department of EEE, Paavai Engineering
More informationImproved Two-level Voltage Source Converter for High- Voltage Direct Current Transmission Systems
Improved Two-level Voltage Source Converter for High- Voltage Direct Current Transmission Systems Grain Philip Adam, Ibrahim Abdelsalam, John Edward Fletcher, Lie Xu, Graeme M. Burt, Derrick Holliday and
More informationChapter 10: Compensation of Power Transmission Systems
Chapter 10: Compensation of Power Transmission Systems Introduction The two major problems that the modern power systems are facing are voltage and angle stabilities. There are various approaches to overcome
More informationIMPORTANCE OF VSC IN HVDC
IMPORTANCE OF VSC IN HVDC Snigdha Sharma (Electrical Department, SIT, Meerut) ABSTRACT The demand of electrical energy has been increasing day by day. To meet these high demands, reliable and stable transmission
More informationTHE ALTERNATE ARM CONVERTER: A NEW HYBRID MULTILEVEL CONVERTER WITH DC- FAULT BLOCKING CAPABILITY
THE ALTERNATE ARM CONVERTER: A NEW HYBRID MULTILEVEL CONVERTER WITH DC- FAULT BLOCKING CAPABILITY Miss.Yashoda.R.Perkar 1, Mr.Santhosh Kumar Rayarao 2 1 P.G. Student, 2 Asst. Prof., Department of Electrical
More informationPower Quality Improvement Using Hybrid Power Filter Based On Dual Instantaneous Reactive Power Theory With Hysteresis Current Controller
Power Quality Improvement Using Hybrid Power Filter Based On Dual Instantaneous Reactive Power Theory With Hysteresis Current Controller J.Venkatesh 1, K.S.S.Prasad Raju 2 1 Student SRKREC, India, venki_9441469778@yahoo.com
More informationHigh Voltage DC Transmission 2
High Voltage DC Transmission 2 1.0 Introduction Interconnecting HVDC within an AC system requires conversion from AC to DC and inversion from DC to AC. We refer to the circuits which provide conversion
More informationChapter 2 MODELING AND CONTROL OF PEBB BASED SYSTEMS
Chapter 2 MODELING AND CONTROL OF PEBB BASED SYSTEMS 2.1 Introduction The PEBBs are fundamental building cells, integrating state-of-the-art techniques for large scale power electronics systems. Conventional
More informationResearch on a Low-Harmonic Nearest Level Modulation Method for Modular Multilevel Converters Pengfei Hu1, a, Xi Wang1, Lun Tang1,
6th International Conference on Machinery, Materials, Environment, Biotechnology an Computer (MMEBC 06) Research on a ow-harmonic Nearest evel Moulation Metho for Moular Multilevel Converters Pengfei Hu,
More informationLCL VSC Converter for High-Power Applications
IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 28, NO. 1, JANUARY 2013 137 LCL VSC Converter for High-Power Applications Dragan Jovcic, Senior Member, IEEE, Lu Zhang, Student Member, IEEE, and Masood Hajian,
More informationGrid Connected Photovoltaic Micro Inverter System using Repetitive Current Control and MPPT for Full and Half Bridge Converters
Ch.Chandrasekhar et. al. / International Journal of New Technologies in Science and Engineering Vol. 2, Issue 6,Dec 2015, ISSN 2349-0780 Grid Connected Photovoltaic Micro Inverter System using Repetitive
More informationGenerating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge
Generating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge Dareddy Lakshma Reddy B.Tech, Sri Satya Narayana Engineering College, Ongole. D.Sivanaga Raju, M.Tech Sri
More informationJ. Electrical Systems 12-4 (2016): Regular paper
Ahmed Zama 1*, Seddik Bacha 1,2, Abdelkrim Benchaib 1, David Frey 1,2 and Sebastien Silvant 1 J. Electrical Systems 12-4 (2016): 649-659 Regular paper A novel modular multilevel converter modelling technique
More informationCHAPTER 2 CURRENT SOURCE INVERTER FOR IM CONTROL
9 CHAPTER 2 CURRENT SOURCE INVERTER FOR IM CONTROL 2.1 INTRODUCTION AC drives are mainly classified into direct and indirect converter drives. In direct converters (cycloconverters), the AC power is fed
More informationHybrid PWM switching scheme for a three level neutral point clamped inverter
Hybrid PWM switching scheme for a three level neutral point clamped inverter Sarath A N, Pradeep C NSS College of Engineering, Akathethara, Palakkad. sarathisme@gmail.com, cherukadp@gmail.com Abstract-
More informationThe Feedback PI controller for Buck-Boost converter combining KY and Buck converter
olume 2, Issue 2 July 2013 114 RESEARCH ARTICLE ISSN: 2278-5213 The Feedback PI controller for Buck-Boost converter combining KY and Buck converter K. Sreedevi* and E. David Dept. of electrical and electronics
More informationABHINAV NATIONAL MONTHLY REFEREED JOURNAL OF RESEARCH IN SCIENCE & TECHNOLOGY
HIGH PERFORMANCE PV-BATTERY HYBRID SYSTEM WITH MULTILEVEL INVERTER FED TO INDUCTION MOTOR DRIVE AND TOTAL HARMONIC DISTROTION ANALYSIS N.Triveni 1, Dr.K.Ravichandrudu 2 and P. Yohan Babu 3 1 PG Student,
More informationIntroduction to HVDC VSC HVDC
Introduction to HVDC VSC HVDC Dr Radnya A Mukhedkar Group Leader, Senior Principal Engineer System Design GRID August 2010 The Voltage Sourced Converter Single Phase Alternating Voltage Output Steady DC
More informationBidirectional Ac/Dc Converter with Reduced Switching Losses using Feed Forward Control
Bidirectional Ac/Dc Converter with Reduced Switching Losses using Feed Forward Control Lakkireddy Sirisha Student (power electronics), Department of EEE, The Oxford College of Engineering, Abstract: The
More informationReduction of Power Electronic Devices with a New Basic Unit for a Cascaded Multilevel Inverter fed Induction Motor
International Journal for Modern Trends in Science and Technology Volume: 03, Issue No: 05, May 2017 ISSN: 2455-3778 http://www.ijmtst.com Reduction of Power Electronic Devices with a New Basic Unit for
More informationMETHODS TO IMPROVE DYNAMIC RESPONSE OF POWER FACTOR PREREGULATORS: AN OVERVIEW
METHODS TO IMPROE DYNAMIC RESPONSE OF POWER FACTOR PREREGULATORS: AN OERIEW G. Spiazzi*, P. Mattavelli**, L. Rossetto** *Dept. of Electronics and Informatics, **Dept. of Electrical Engineering University
More informationINSTANTANEOUS POWER CONTROL OF D-STATCOM FOR ENHANCEMENT OF THE STEADY-STATE PERFORMANCE
INSTANTANEOUS POWER CONTROL OF D-STATCOM FOR ENHANCEMENT OF THE STEADY-STATE PERFORMANCE Ms. K. Kamaladevi 1, N. Mohan Murali Krishna 2 1 Asst. Professor, Department of EEE, 2 PG Scholar, Department of
More informationIntelligence Controller for STATCOM Using Cascaded Multilevel Inverter
Journal of Engineering Science and Technology Review 3 (1) (2010) 65-69 Research Article JOURNAL OF Engineering Science and Technology Review www.jestr.org Intelligence Controller for STATCOM Using Cascaded
More informationA Power Electronic Transformer (PET) fed Nine-level H-Bridge Inverter for Large Induction Motor Drives
IEEE Industrial Applications Society Annual Meeting Page of 7 A Power Electronic Transformer (PET) fed Nine-level H-Bridge Inverter for Large Induction Motor Drives Rick Kieferndorf Giri Venkataramanan
More informationCHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE
58 CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE 4.1 INTRODUCTION Conventional voltage source inverter requires high switching frequency PWM technique to obtain a quality output
More informationDOWNLOAD PDF POWER ELECTRONICS DEVICES DRIVERS AND APPLICATIONS
Chapter 1 : Power Electronics Devices, Drivers, Applications, and Passive theinnatdunvilla.com - Google D Download Power Electronics: Devices, Drivers and Applications By B.W. Williams - Provides a wide
More informationCurrent Rebuilding Concept Applied to Boost CCM for PF Correction
Current Rebuilding Concept Applied to Boost CCM for PF Correction Sindhu.K.S 1, B. Devi Vighneshwari 2 1, 2 Department of Electrical & Electronics Engineering, The Oxford College of Engineering, Bangalore-560068,
More informationDesign and Evaluation of Tapped Inductors for High-Voltage Auxiliary Power Supplies for Modular Multilevel Converters
15th International Power Electronics and Motion Control Conference, EPE-PEMC 2012 ECCE Europe, Novi Sad, Serbia Design and Evaluation of Tapped Inductors for High-Voltage Auxiliary Power Supplies for Modular
More informationPublished by: PIONEER RESEARCH & DEVELOPMENT GROUP(www.prdg.org)
A High Power Density Single Phase Pwm Rectifier with Active Ripple Energy Storage A. Guruvendrakumar 1 and Y. Chiranjeevi 2 1 Student (Power Electronics), EEE Department, Sathyabama University, Chennai,
More informationImproved Control Strategy of Full-Bridge Modular Multilevel Converter G.P. Adam
Improved Control Strategy of Full-Bridge Modular Multilevel Converter G.P. Adam Abstract This paper describes a control approach that allows the cell capacitors of the full-bridge modular multilevel converter
More informationModel Predictive Control of a STATCOM based on a Modular Multilevel Converter in Delta Configuration
Model Predictive Control of a STATCOM based on a Modular Multilevel Converter in Tobias Geyer, Georgios Darivianakis andwimvandermerwe ABB Corporate Research, Baden-Dättwil, Switzerland. Automatic Control
More informationMMC (Modular Multilevel Converter)
MMC (Modular Multilevel Converter) Lisbon September 29 2017 Susana Apiñániz Smart Grids Energy and environment Division Tecnalia susana.apinaniz@tecnalia.com INDEX 1. General information 2. Power sub-modules
More informationDirect Harmonic Analysis of the Voltage Source Converter
1034 IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 18, NO. 3, JULY 2003 Direct Harmonic Analysis of the Voltage Source Converter Peter W. Lehn, Member, IEEE Abstract An analytic technique is presented for
More informationControl of MMC in HVDC Applications
Department of Energy Technology Aalborg University, Denmark Control of MMC in HVDC Applications Master Thesis 30/05/2013 Artjoms Timofejevs Daniel Gamboa Title: Semester: Control of MMC in HVDC applications
More informationPower Flow Control Using a DC-DC MMC for HVdc grid Connected Wind Power Plants
Power Flow Control Using a DC-DC MMC for HVdc grid Connected Wind Power Plants Ricardo Vidal, Enrique Belenguer University of Jaume Castellón, Spain {rvidal,efbeleng}@uji.es Cristián Pesce University of
More informationChapter 3 SELECTIVE HARMONIC ELIMINATION. 3.1 Introduction
77 Chapter 3 SELECTIVE HARMONIC ELIMINATION 3.1 Introduction The selective harmonic elimination (SHE) control technique was one of the earliest forms of control applied to optimise voltage-source inverter
More informationInput Voltage Modulated High Voltage DC Power Supply Topology for Pulsed Load Applications
Input oltage Modulated High oltage DC Power Supply Topology for Pulsed Load Applications N.ishwanathan, Dr..Ramanarayanan Power Electronics Group, Dept. of Electrical Engineering, IISc., Bangalore -- 560
More informationTesting Firing Pulse Controls for a VSC Based HVDC Scheme with a Real Time Timestep < 3 µs
Testing Firing Pulse Controls for a VSC Based HVDC Scheme with a Real Time Timestep < 3 µs P.A. Forsyth, T.L. Maguire, D. Shearer, D. Rydmell T I. ABSTRACT Under Sea DC Cable HE paper deals with the difficulties
More informationSwitching Loss Characteristics of Sequences Involving Active State Division in Space Vector Based PWM
Switching Loss Characteristics of Sequences Involving Active State Division in Space Vector Based PWM Di Zhao *, G. Narayanan ** and Raja Ayyanar * * Department of Electrical Engineering Arizona State
More informationA New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications
I J C T A, 9(15), 2016, pp. 6983-6992 International Science Press A New Single-Phase Multilevel Inverter with Reduced Number of Switches for Solar Applications M. Arun Noyal Doss*, K. Harsha**, K. Mohanraj*
More informationThree Phase Parallel Multilevel Inverter Fed Induction Motor Using POD Modulation Scheme
International Journal of Innovation and Applied Studies ISSN 2028-9324 Vol. 7 No. 3 Aug. 2014, pp. 1209-1214 2014 Innovative Space of Scientific Research Journals http://www.ijias.issr-journals.org/ Three
More informationVoltage Source Converter Modelling
Voltage Source Converter Modelling Introduction The AC/DC converters in Ipsa represent either voltage source converters (VSC) or line commutated converters (LCC). A single converter component is used to
More informationDesign and Operation of a Hybrid Modular Multilevel Converter
1 Design and Operation of a Hybrid Modular Multilevel Converter Rong Zeng, student member, IEEE, Lie Xu, senior member, IEEE, Liangzhong Yao, senior member, IEEE and Barry W Williams Abstract-- This paper
More information