Precision Instrumentation Amplifier AD8221

Transcription

1 Precision Instrumentation Amplifier AD822 FEATURES Easy to use Available in space-saving MSOP Gain set with external resistor (gain range to 000) Wide power supply range: ±2.3 V to ±8 V Temperature range for specified performance: 40 C to +85 C Operational up to 25 C Excellent AC specifications 80 db minimum CMRR to 0 khz (G = ) 825 khz, 3 db bandwidth (G = ) 2 V/µs slew rate Low noise 8 nv/ khz, maximum input voltage noise 0.25 µv p-p input noise (0. Hz to 0 Hz) High accuracy dc performance (AD822BR) 90 db minimum CMRR (G = ) 25 µv maximum input offset voltage 0.3 µv/ C maximum input offset drift 0.4 na maximum input bias current APPLICATIONS Weigh scales Industrial process controls Bridge amplifiers Precision data acquisition systems Medical instrumentation Strain gages Transducer interfaces GENERAL DESCRIPTION The AD822 is a gain programmable, high performance instrumentation amplifier that delivers the industry s highest CMRR over frequency in its class. The CMRR of instrumentation amplifiers on the market today falls off at 200 Hz. In contrast, the AD822 maintains a minimum CMRR of 80 db to 0 khz for all grades at G =. High CMRR over frequency allows the AD822 to reject wideband interference and line harmonics, greatly simplifying filter requirements. Possible applications include precision data acquisition, biomedical analysis, and aerospace instrumentation. CMRR (db) CONNECTION DIAGRAM IN R G R G +IN AD822 TOP VIEW Figure AD822 V OUT REF k 0k 00k FREQUENCY (Hz) COMPETITOR COMPETITOR 2 Figure 2. Typical CMRR vs. Frequency for G = Low voltage offset, low offset drift, low gain drift, high gain accuracy, and high CMRR make this part an excellent choice in applications that demand the best dc performance possible, such as bridge signal conditioning. Programmable gain affords the user design flexibility. A single resistor sets the gain from to 000. The AD822 operates on both single and dual supplies and is well suited for applications where ±0 V input voltages are encountered. The AD822 is available in a low cost 8-lead SOIC and 8-lead MSOP, both of which offer the industry s best performance. The MSOP requires half the board space of the SOIC, making it ideal for multichannel or space-constrained applications. Performance is specified over the entire industrial temperature range of 40 C to +85 C for all grades. Furthermore, the AD822 is operational from 40 C to +25 C See Typical Performance Characteristics for expected operation from 85 C to 25 C. Rev. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 906, Norwood, MA , U.S.A. Tel: Fax: Analog Devices, Inc. All rights reserved.

2 * PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/207 COMPARABLE PARTS View a parametric search of comparable parts. EVALUATION KITS AD62x, AD822x, AD842x Series InAmp Evaluation Board DOCUMENTATION Application Notes AN-40: Instrumentation Amplifier Common-Mode Range: The Diamond Plot AN-282: Fundamentals of Sampled Data Systems AN-67: Reducing RFI Rectification Errors in In-Amp Circuits AN-683: Strain Gage Measurement Using an AC Excitation Data Sheet AD822-DSCC: Military Data Sheet AD822-EP: Enhanced Product Data Sheet AD822: Precision Instrumentation Amplifier Data Sheet Technical Books A Designer's Guide to Instrumentation Amplifiers, 3rd Edition, 2006 User Guides UG-26: Evaluation Boards for the AD62x, AD822x and AD842x Series TOOLS AND SIMULATIONS AD822 SPICE Macro-Model REFERENCE DESIGNS CN04 REFERENCE MATERIALS Technical Articles Eye Movement Controls Gaming Console High-performance Adder Uses Instrumentation Amplifiers Input Filter Prevents Instrumentation-amp RF- Rectification Errors MS-260: Mitigation Strategies for ECG Design Challenges MS-278: Discussion Between CareFusion and Analog Devices: Optimizing Performance and Lowering Power in an EEG Amplifer The AD822 - Setting a New Industry Standard for Instrumentation Amplifiers DESIGN RESOURCES AD822 Material Declaration PCN-PDN Information Quality And Reliability Symbols and Footprints DISCUSSIONS View all AD822 EngineerZone Discussions. SAMPLE AND BUY Visit the product page to see pricing options. TECHNICAL SUPPORT Submit a technical question or find your regional support number. DOCUMENT FEEDBACK Submit feedback for this data sheet. This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

3 TABLE OF CONTENTS Features... Applications... General Description... Connection Diagram... Revision History... 2 Specifications... 3 Absolute Maximum Ratings... 8 Thermal Characteristics... 8 ESD Caution... 8 Pin Configuration and Function Descriptions... 9 Typical Performance Characteristics... 0 Theory of Operation... 7 Gain Selection... 8 Layout... 8 Reference Terminal... 9 Power Supply Regulation and Bypassing... 9 Input Bias Current Return Path... 9 Input Protection... 9 RF Interference Precision Strain Gage Conditioning ±0 V Signals for a +5 V Differential Input ADC AC-Coupled Instrumentation Amplifier... 2 Die Information Outline Dimensions Ordering Guide REVISION HISTORY 3/ Rev. B to Rev. C Added Pin Configuration and Function Descriptions Section.. 9 Added Die Information Section Updated Outline Dimensions Changes to Ordering Guide /07 Rev. A to Rev. B Changes to Features... Changes to Table Layout... 3 Changes to Table 2 Layout... 5 Changes to Figure 5... Changes to Figures Changes to Figure 33, Figure 34, and Figure Updated Outline Dimensions... 2 Changes to Ordering Guide /03 Rev. 0 to Rev. A Changes to Features... Changes to Specifications Section... 4 Changes to Theory of Operation Section... 3 Changes to Gain Selection Section /03 Revision 0: Initial Version Rev. C Page 2 of 24

4 SPECIFICATIONS VS = ±5 V, VREF = 0 V, TA = 25 C, G =, RL = 2 kω, unless otherwise noted. Table. AR Grade BR Grade Parameter Conditions Min Typ Max Min Typ Max Unit COMMON-MODE REJECTION RATIO CMRR DC to 60 Hz with kω VCM = 0 V to +0 V Source Imbalance G = db G = db G = db G = db CMRR at 0 khz VCM = 0 V to +0 V G = db G = db G = db G = db NOISE RTI noise = eni 2 + (eno/g) 2 Voltage Noise, khz Input Voltage Noise, eni VIN+, VIN, VREF = nv/ Hz Output Voltage Noise, eno nv/ Hz RTI f = 0. Hz to 0 Hz G = 2 2 µv p-p G = µv p-p G = 00 to µv p-p Current Noise f = khz fa/ Hz f = 0. Hz to 0 Hz 6 6 pa p-p VOLTAGE OFFSET Input Offset, VOSI VS = ±5 V to ±5 V µv Over Temperature T = 40 C to +85 C µv Average TC µv/ C Output Offset, VOSO VS = ±5 V to ±5 V µv Over Temperature T = 40 C to +85 C mv Average TC 6 5 µv/ C Offset RTI vs. Supply (PSR) VS = ±2.3 V to ±8 V G = db G = db G = db G = db INPUT CURRENT Input Bias Current na Over Temperature T = 40 C to +85 C 2.0 na Average TC pa/ C Input Offset Current na Over Temperature T = 40 C to +85 C na Average TC pa/ C REFERENCE INPUT RIN kω IIN VIN+, VIN, VREF = µa Voltage Range VS +VS VS +VS V Gain to Output ± ± V/V Rev. C Page 3 of 24

5 AR Grade BR Grade Parameter Conditions Min Typ Max Min Typ Max Unit POWER SUPPLY Operating Range V S = ±2.3 V to ±8 V ±2.3 ±8 ±2.3 ±8 V Quiescent Current ma Over Temperature T = 40 C to +85 C.2.2 ma DYNAMIC RESPONSE Small Signal 3 db Bandwidth G = khz G = khz G = khz G = khz Settling Time 0.0% 0 V step G = to µs G = µs Settling Time 0.00% 0 V step G = to µs G = µs Slew Rate G = V/µs G = 5 to V/µs GAIN G = + (49.4 kω/r G ) Gain Range V/V Gain Error V OUT ± 0 V G = % G = % G = % G = % Gain Nonlinearity V OUT = 0 V to +0 V G = to 0 R L = 0 kω ppm G = 00 R L = 0 kω ppm G = 000 R L = 0 kω ppm G = to 00 R L = 2 kω ppm Gain vs. Temperature G = ppm/ C G > ppm/ C INPUT Input Impedance Differential GΩ pf Common Mode GΩ pf Input Operating Voltage Range 3 V S = ±2.3 V to ±5 V V Over Temperature T = 40 C to +85 C V Input Operating Voltage Range V S = ±5 V to ±8 V V Over Temperature T = 40 C to +85 C V OUTPUT R L = 0 kω Output Swing V S = ±2.3 V to ±5 V V Over Temperature T = 40 C to +85 C +.4 +Vs V Output Swing V S = ±5 V to ±8 V V Over Temperature T = 40 C to +85 C V Short-Circuit Current 8 8 ma Rev. C Page 4 of 24

6 AR Grade BR Grade Parameter Conditions Min Typ Max Min Typ Max Unit TEMPERATURE RANGE Specified Performance C Operating Range C Total RTI V OS = (V OSI ) + (V OSO /G). 2 Does not include the effects of external resistor R G. 3 One input grounded. G =. 4 See Typical Performance Characteristics for expected operation between 85 C to 25 C. Table 2. ARM Grade Parameter Conditions Min Typ Max Unit COMMON-MODE REJECTION RATIO (CMRR) CMRR DC to 60 Hz with kω Source Imbalance V CM = 0 V to +0 V G = 80 db G = 0 00 db G = db G = db CMRR at 0 khz V CM = 0 V to +0 V G = 80 db G = 0 90 db G = db G = db NOISE RTI noise = e NI 2 + (e NO /G) 2 Voltage Noise, khz Input Voltage Noise, e NI V IN+, V IN, V REF = 0 8 nv/ Hz Output Voltage Noise, e NO 75 nv/ Hz RTI f = 0. Hz to 0 Hz G = 2 µv p-p G = µv p-p G = 00 to µv p-p Current Noise f = khz 40 fa/ Hz f = 0. Hz to 0 Hz 6 pa p-p VOLTAGE OFFSET Input Offset, V OSI V S = ±5 V to ±5 V 70 µv Over Temperature T = 40 C to +85 C 35 µv Average TC 0.9 µv/ C Output Offset, V OSO V S = ±5 V to ±5 V 600 µv Over Temperature T = 40 C to +85 C.00 mv Average TC 9 µv/ C Offset RTI vs. Supply (PSR) V S = ±2.3 V to ±8 V G = db G = db G = db G = db INPUT CURRENT Input Bias Current na Over Temperature T = 40 C to +85 C 3 na Average TC 3 pa/ C Input Offset Current 0.3 na Over Temperature T = 40 C to +85 C.5 na Average TC 3 pa/ C Rev. C Page 5 of 24

7 ARM Grade Parameter Conditions Min Typ Max Unit REFERENCE INPUT R IN 20 kω I IN V IN+, V IN, V REF = µa Voltage Range V S V Gain to Output ± V/V POWER SUPPLY Operating Range V S = ±2.3 V to ±8 V ±2.3 ±8 V Quiescent Current 0.9 ma Over Temperature T = 40 C to +85 C.2 ma DYNAMIC RESPONSE Small Signal 3 db Bandwidth G = 825 khz G = khz G = khz G = khz Settling Time 0.0% 0 V step G = to 00 0 µs G = µs Settling Time 0.00% 0 V step G = to 00 3 µs G = µs Slew Rate G =.5 2 V/µs G = 5 to V/µs GAIN G = + (49.4 kω/r G ) Gain Range 000 V/V Gain Error V OUT ± 0 V G = 0. % G = % G = % G = % Gain Nonlinearity V OUT = 0 V to +0 V G = to 0 R L = 0 kω 5 5 ppm G = 00 R L = 0 kω 7 20 ppm G = 000 R L = 0 kω 0 50 ppm G = to 00 R L = 2 kω 5 00 ppm Gain vs. Temperature G = 3 0 ppm/ C G > 2 50 ppm/ C INPUT Input Impedance Differential 00 2 GΩ/pF Common Mode 00 2 GΩ/pF Input Operating Voltage Range 3 V S = ±2.3 V to ±5 V +.9. V Over Temperature T = 40 C to +85 C V Input Operating Voltage Range V S = ±5 V to ±8 V V Over Temperature T = 40 C to +85 C V OUTPUT R L = 0 kω Output Swing V S = ±2.3 V to ±5 V +..2 V Over Temperature T = 40 C to +85 C V Output Swing V S = ±5 V to ±8 V V Over Temperature T = 40 C to +85 C V Short-Circuit Current 8 ma Rev. C Page 6 of 24

8 ARM Grade Parameter Conditions Min Typ Max Unit TEMPERATURE RANGE Specified Performance C Operating Range C Total RTI V OS = (V OSI ) + (V OSO /G). 2 Does not include the effects of external resistor R G. 3 One input grounded. G =. 4 See Typical Performance Characteristics for expected operation between 85 C to 25 C. Rev. C Page 7 of 24

9 ABSOLUTE MAXIMUM RATINGS Table 3. Parameter Supply Voltage Internal Power Dissipation Output Short-Circuit Current Input Voltage (Common-Mode) Differential Input Voltage Storage Temperature Range Operating Temperature Range Rating ±8 V 200 mw Indefinite ±V S ±V S 65 C to +50 C 40 C to +25 C Temperature range for specified performance is 40 C to +85 C. See Typical Performance Characteristics for expected operation from 85 C to 25 C. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. THERMAL CHARACTERISTICS Specification for a device in free air. Table 4. Package θ JA Unit 8-Lead SOIC, 4-Layer JEDEC Board 2 C/W 8-Lead MSOP, 4-Layer JEDEC Board 35 C/W ESD CAUTION Rev. C Page 8 of 24

10 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS AD822 IN 8 R G 2 R G 3 +IN V OUT REF TOP VIEW (Not to Scale) Figure 3. Pin Configuration Table 5. Pin Function Descriptions Pin No. Mnemonic Description IN Negative Input Terminal. 2 R G Gain Setting Terminal. Place resistor across the R G pins to set the gain. G = + (49.4 kω/r G ). 3 R G Gain Setting Terminal. Place resistor across the R G pins to set the gain. G = + (49.4 kω/r G ). 4 +IN Positive Input Terminal. 5 V S Negative Power Supply Terminal. 6 REF Reference Voltage Terminal. Drive this terminal with a low impedance voltage source to level-shift the output. 7 V OUT Output Terminal. 8 Positive Power Supply Terminal. Rev. C Page 9 of 24

11 TYPICAL PERFORMANCE CHARACTERISTICS T = 25 C, V S = ±5 V, R L = 0 kω, unless otherwise noted UNITS UNITS CMR (µv/v) Figure 4. Typical Distribution for CMR (G = ) INPUT OFFSET CURRENT (na) Figure 7. Typical Distribution of Input Offset Current UNITS INPUT COMMON-MODE VOLTAGE (V) V S = ±5V V S = ±5V INPUT OFFSET VOLTAGE (µv) Figure 5. Typical Distribution of Input Offset Voltage OUTPUT VOLTAGE (V) Figure 8. Input Common-Mode Range vs. Output Voltage, G = UNITS INPUT COMMON-MODE VOLTAGE (V) V S = ±5V V S = ±5V INPUT BIAS CURRENT (na) Figure 6. Typical Distribution of Input Bias Current OUTPUT VOLTAGE (V) Figure 9. Input Common-Mode Range vs. Output Voltage, G = Rev. C Page 0 of 24

12 GAIN = 000 INPUT BIAS CURRENT (na) V S = ±5V V S = ±5V POSITIVE PSRR (db) GAIN = 00 GAIN = 0 GAIN = GAIN = COMMON-MODE VOLTAGE (V) Figure 0. I BIAS vs. CMV k 0k 00k M FREQUENCY (Hz) Figure 3. Positive PSRR vs. Frequency, RTI (G = to 000) CHANGE IN INPUT OFFSET VOLTAGE (µv) NEGATIVE PSRR (db) GAIN = 000 GAIN = 00 GAIN = 0 GAIN = WARM-UP TIME (min) Figure. Change in Input Offset Voltage vs. Warm-Up Time k 0k 00k M FREQUENCY (Hz) Figure 4. Negative PSRR vs. Frequency, RTI (G = to 000) VS = ±5V 00k INPUT CURRENT (na) INPUT OFFSET CURRENT INPUT BIAS CURRENT TEMPERATURE ( C) Figure 2. Input Bias Current and Offset Current vs. Temperature TOTAL DRIFT 25 C 85 C RTI (µv) 0k k 00 BEST AVAILABLE FET INPUT IN-AMP GAIN = BEST AVAILABLE FET INPUT IN-AMP GAIN = 000 AD822 GAIN = k 0k 00k M 0M SOURCE RESISTANCE ( AD822 GAIN = 000 Figure 5. Total Drift vs. Source Resistance Rev. C Page of 24

13 70 60 GAIN = GAIN = GAIN (db) GAIN = 0 GAIN = CMR (µv/v) k 0k 00k M 0M FREQUENCY (Hz) Figure 6. Gain vs. Frequency TEMPERATURE ( C) Figure 9. CMR vs. Temperature CMRR (db) GAIN = 000 GAIN = 00 GAIN = 0 GAIN = k 0k 00k M FREQUENCY (Hz) Figure 7. CMRR vs. Frequency, RTI INPUT VOLTAGE LIMIT (V) REFERRED TO SUPPLY VOLTAGES SUPPLY VOLTAGE (±V) Figure 20. Input Voltage Limit vs. Supply Voltage, G = CMRR (db) GAIN = 000 GAIN = 00 GAIN = 0 GAIN = k 0k 00k M FREQUENCY (Hz) Figure 8. CMRR vs. Frequency, RTI, kω Source Imbalance OUTPUT VOLTAGE SWING (V) REFERRED TO SUPPLY VOLTAGES R L = 0k R L = 2k R L = 2k R L = 0k SUPPLY VOLTAGE (±V) Figure 2. Output Voltage Swing vs. Supply Voltage, G = Rev. C Page 2 of 24

14 30 V S = ±5V V S = ±5V OUTPUT VOLTAGE SWING (V p-p) 20 0 ERROR (0ppm/DIV) k 0k LOAD RESISTANCE ( Figure 22. Output Voltage Swing vs. Load Resistance OUTPUT VOLTAGE (V) Figure 25. Gain Nonlinearity, G = 00, R L = 0 kω V S = ±5V OUTPUT VOLTAGE SWING (V) REFERRED TO SUPPLY VOLTAGES SOURCING SINKING ERROR (00ppm/DIV) OUTPUT CURRENT (ma) Figure 23. Output Voltage Swing vs. Output Current, G = OUTPUT VOLTAGE (V) Figure 26. Gain Nonlinearity, G = 000, R L = 0 kω V S = ±5V k ERROR (ppm/div) VOLTAGE NOISE RTI (nv/ Hz) 00 0 GAIN = GAIN = 0 GAIN = 00 GAIN = 000 GAIN = 000 BW LIMIT OUTPUT VOLTAGE (V) Figure 24. Gain Nonlinearity, G =, R L = 0 kω k 0k 00k FREQUENCY (Hz) Figure 27. Voltage Noise Spectral Density vs. Frequency (G = to 000) Rev. C Page 3 of 24

15 2µV/DIV s/div Figure Hz to 0 Hz RTI Voltage Noise (G = ) pA/DIV Figure Hz to 0 Hz Current Noise s/div V S = ±5V 25 OUTPUT VOLTAGE (V p-p) GAIN = GAIN = 0, 00, µV/DIV s/div k 0k FREQUENCY (Hz) 00k M Figure Hz to 0 Hz RTI Voltage Noise (G = 000) Figure 32. Large Signal Frequency Response k CURRENT NOISE (fa/ Hz) 00 5V/DIV 0.002%/DIV 7.9µs TO 0.0% 8.5µs TO 0.00% k 0k FREQUENCY (Hz) µs/DIV Figure 30. Current Noise Spectral Density vs. Frequency Figure 33. Large Signal Pulse Response and Settling Time (G = ), 0.002%/DIV Rev. C Page 4 of 24

16 5V/DIV 0.002%/DIV 4.9µs TO 0.0% 5.6µs TO 0.00% 20mV/DIV 20µs/DIV Figure 34. Large Signal Pulse Response and Settling Time (G = 0), 0.002%/DIV µs/DIV Figure 37. Small Signal Response, G =, R L = 2 kω, C L = 00 pf V/DIV 0.002%/DIV 0.3µs TO 0.0% 3.4µs TO 0.00% 20mV/DIV 20µs/DIV Figure 35. Large Signal Pulse Response and Settling Time (G = 00), 0.002%/DIV µs/DIV Figure 38. Small Signal Response, G = 0, R L = 2 kω, C L = 00 pf V/DIV 0.002%/DIV 83µs TO 0.0% 2µs TO 0.00% 20mV/DIV 200µs/DIV Figure 36. Large Signal Pulse Response and Settling Time (G = 000), 0.002%/DIV µs/DIV Figure 39. Small Signal Response, G = 00, R L = 2 kω, C L = 00 pf Rev. C Page 5 of 24

17 000 2 SETTLING TIME (µs) 00 0 SETTLED TO 0.00% 20mV/DIV SETTLED TO 0.0% 00µs/DIV GAIN Figure 40. Small Signal Response, G = 000, R L = 2 kω, C L = 00 pf Figure 42. Settling Time vs. Gain for a 0 V Step 5 SETTLING TIME (µs) 0 5 SETTLED TO 0.00% SETTLED TO 0.0% OUTPUT VOLTAGE STEP SIZE (V) Figure 4. Settling Time vs. Step Size (G = ) Rev. C Page 6 of 24

18 THEORY OF OPERATION I V B I I B COMPENSATION C A A2 C2 I B COMPENSATION 0k 0k 0k A3 OUTPUT R 24.7k R2 24.7k IN 400 Q Q IN 0k REF R G Figure 43. Simplified Schematic The AD822 is a monolithic instrumentation amplifier based on the classic 3-op amp topology. Input transistors Q and Q2 are biased at a fixed current so that any differential input signal forces the output voltages of A and A2 to change accordingly. A signal applied to the input creates a current through R G, R, and R2, such that the outputs of A and A2 deliver the correct voltage. Topologically, Q, A, R and Q2, A2, R2 can be viewed as precision current feedback amplifiers. The amplified differential and common-mode signals are applied to a difference amplifier that rejects the common-mode voltage but amplifies the differential voltage. The difference amplifier employs innovations that result in low output offset voltage as well as low output offset voltage drift. Laser-trimmed resistors allow for a highly accurate in-amp with gain error typically less than 20 ppm and CMRR that exceeds 90 db (G = ). Using superbeta input transistors and an I B compensation scheme, the AD822 offers extremely high input impedance, low I B, low I B drift, low I OS, low input bias current noise, and extremely low voltage noise of 8 nv/ Hz. The transfer function of the AD822 is 49.4 kω G RG Users can easily and accurately set the gain using a single standard resistor. Because the input amplifiers employ a current feedback architecture, the gain-bandwidth product of the AD822 increases with gain, resulting in a system that does not suffer from the expected bandwidth loss of voltage feedback architectures at higher gains. To maintain precision even at low input levels, special attention was given to the design and layout of the AD822, resulting in an in-amp whose performance satisfies the most demanding applications. A unique pinout enables the AD822 to meet a CMRR specification of 80 db at 0 khz (G = ) and 0 db at khz (G = 000). The balanced pinout, shown in Figure 44, reduces the parasitics that had, in the past, adversely affected CMRR performance. In addition, the new pinout simplifies board layout because associated traces are grouped together. For example, the gain setting resistor pins are adjacent to the inputs, and the reference pin is next to the output. IN R G R G +IN AD822 TOP VIEW V OUT REF Figure 44. Pinout Diagram Rev. C Page 7 of 24

19 GAIN SELECTION Placing a resistor across the R G terminals set the gain of AD822, which can be calculated by referring to Table 6 or by using the gain equation. RG 49.4 kω G Table 6. Gains Achieved Using % Resistors % Standard Table Value of R G (Ω) Calculated Gain 49.9 k k k k k Grounding The output voltage of the AD822 is developed with respect to the potential on the reference terminal. Care should be taken to tie REF to the appropriate local ground. In mixed-signal environments, low level analog signals need to be isolated from the noisy digital environment. Many ADCs have separate analog and digital ground pins. Although it is convenient to tie both grounds to a single ground plane, the current traveling through the ground wires and PC board may cause hundreds of millivolts of error. Therefore, separate analog and digital ground returns should be used to minimize the current flow from sensitive points to the system ground. An example layout is shown in Figure 45 and Figure 46. The AD822 defaults to G = when no gain resistor is used. Gain accuracy is determined by the absolute tolerance of R G. The TC of the external gain resistor increases the gain drift of the instrumentation amplifier. Gain error and gain drift are kept to a minimum when the gain resistor is not used. LAYOUT Careful board layout maximizes system performance. Traces from the gain setting resistor to the R G pins should be kept as short as possible to minimize parasitic inductance. To ensure the most accurate output, the trace from the REF pin should either be connected to the local ground of the AD822, as shown in Figure 47, or connected to a voltage that is referenced to the local ground of the AD822. Common-Mode Rejection One benefit of the high CMRR over frequency of the AD822 is that it has greater immunity to disturbances, such as line noise and its associated harmonics, than do typical instrumentation amplifiers. Typically, these amplifiers have CMRR fall-off at 200 Hz; common-mode filters are often used to compensate for this shortcoming. The AD822 is able to reject CMRR over a greater frequency range, reducing the need for filtering. A well implemented layout helps to maintain the high CMRR over frequency of the AD822. Input source impedance and capacitance should be closely matched. In addition, source resistance and capacitance should be placed as close to the inputs as permissible. Figure 45. Top Layer of the AD822-EVAL Figure 46. Bottom Layer of the AD822-EVAL Rev. C Page 8 of 24

20 REFERENCE TERMINAL As shown in Figure 43, the reference terminal, REF, is at one end of a 0 kω resistor. The output of the instrumentation amplifier is referenced to the voltage on the REF terminal; this is useful when the output signal needs to be offset to a precise midsupply level. For example, a voltage source can be tied to the REF pin to level-shift the output so that the AD822 can interface with an ADC. The allowable reference voltage range is a function of the gain, input, and supply voltage. The REF pin should not exceed either or by more than 0.5 V. For best performance, source impedance to the REF terminal should be kept low, because parasitic resistance can adversely affect CMRR and gain accuracy. POWER SUPPLY REGULATION AND BYPASSING A stable dc voltage should be used to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance. Bypass capacitors should be used to decouple the amplifier. A 0. µf capacitor should be placed close to each supply pin. As shown in Figure 47, a 0 µf tantalum capacitor can be used further away from the part. In most cases, it can be shared by other precision integrated circuits. 0.µF 0µF f HIGH-PASS = 2 RC AD822 REF TRANSFORMER AD822 REF THERMOCOUPLE C R AD822 C REF R +IN IN AD822 REF LOAD 0.µF 0µF V OUT Figure 47. Supply Decoupling, REF, and Output Referred to Local Ground INPUT BIAS CURRENT RETURN PATH The input bias current of the AD822 must have a return path to common. When the source, such as a thermocouple, cannot provide a return current path, one should be created, as shown in Figure INPUT PROTECTION CAPACITOR COUPLED Figure 48. Creating an I BIAS Path All terminals of the AD822 are protected against ESD, kv Human Body Model. In addition, the input structure allows for dc overload conditions below the negative supply, V S. The internal 400 Ω resistors limit current in the event of a negative fault condition. However, in the case of a dc overload voltage above the positive supply,, a large current flows directly through the ESD diode to the positive rail. Therefore, an external resistor should be used in series with the input to limit current for voltages above +Vs. In either scenario, the AD822 can safely handle a continuous 6 ma current, I = V IN /R EXT for positive overvoltage and I = V IN /(400 Ω + R EXT ) for negative overvoltage. For applications where the AD822 encounters extreme overload voltages, as in cardiac defibrillators, external series resistors, and low leakage diode clamps, such as BAV99Ls, FJH00s, or SP720s should be used Rev. C Page 9 of 24

21 RF INTERFERENCE RF rectification is often a problem when amplifiers are used in applications where there are strong RF signals. The disturbance can appear as a small dc offset voltage. High frequency signals can be filtered with a low-pass RC network placed at the input of the instrumentation amplifier, as shown in Figure 49. The filter limits the input signal bandwidth according to the following relationship: FilterFreq FilterFreq Diff CM where C D 0C C. 0µF 0µF R 4.02k R 4.02k 0.µF 0.µF C C C D C C 2πR(2C 2πRC +IN IN nf C D CC) 0.µF R 0nF 499 nf +IN IN +5V AD822 REF 0µF 0.µF 0µF 5V Figure 49. RFI Suppression +2V AD822 2V REF R 0k R2 0k +2.5V +2V V OUT 0.µF OP27 2V 0.µF R3 k R5 499 R4 k C 470pF C D affects the difference signal, and C C affects the commonmode signal. Values of R and C C should be chosen to minimize RFI. Mismatch between the R C C at the positive input and the R C C at the negative input degrades the CMRR of the AD822. By using a value of C D one magnitude larger than C C, the effect of the mismatch is reduced, and therefore, performance is improved. PRECISION STRAIN GAGE The low offset and high CMRR over frequency of the AD822 make it an excellent candidate for bridge measurements. As shown in Figure 50, the bridge can be directly connected to the inputs of the amplifier µF 0.µF R +5V +IN + IN Figure 50. Precision Strain Gage AD822 CONDITIONING ±0 V SIGNALS FOR A +5 V DIFFERENTIAL INPUT ADC +2.5V There is a need in many applications to condition ±0 V signals. However, many of today s ADCs and digital ICs operate on much lower, single-supply voltages. Furthermore, new ADCs have differential inputs because they provide better commonmode rejection, noise immunity, and performance at low supply voltages. Interfacing a ±0 V, single-ended instrumentation amplifier to a +5 V, differential ADC can be a challenge. Interfacing the instrumentation amplifier to the ADC requires attenuation and a level shift. A solution is shown in Figure 5. +2V 0.µF AD8022 (½) 0.µF 2V +2V 0.µF AD8022 (½) R C2 220µF R nF 0nF VIN(+) +5V +5V 0nF AV DD AD7723 DV DD VIN( ) AGND DGND REF REF V 0.µF 2.5V +5V +V IN V OUT 0µF 0.µF AD780 22µF GND Figure 5. Interfacing to a Differential Input ADC Rev. C Page 20 of 24

22 In this topology, an OP27 sets the reference voltage of the AD822. The output signal of the instrumentation amplifier is taken across the OUT pin and the REF pin. Two kω resistors and a 499 Ω resistor attenuate the ±0 V signal to +4 V. An optional capacitor, C, can serve as an antialiasing filter. An AD8022 is used to drive the ADC. This topology has five benefits. In addition to level-shifting and attenuation, very little noise is contributed to the system. Noise from R and R2 is common to both of the inputs of the ADC and is easily rejected. R5 adds a third of the dominant noise and therefore makes a negligible contribution to the noise of the system. The attenuator divides the noise from R3 and R4. Likewise, its noise contribution is negligible. The fourth benefit of this interface circuit is that the acquisition time of the AD822 is reduced by a factor of 2. With the help of the OP27, the AD822 only needs to deliver one-half of the full swing; therefore, signals can settle more quickly. Lastly, the AD8022 settles quickly, which is helpful because the shorter the settling time, the more bits that can be resolved when the ADC acquires data. This configuration provides attenuation, a level-shift, and a convenient interface with a differential input ADC while maintaining performance. AC-COUPLED INSTRUMENTATION AMPLIFIER Measuring small signals that are in the noise or offset of the amplifier can be a challenge. Figure 52 shows a circuit that can improve the resolution of small ac signals. The large gain reduces the referred input noise of the amplifier to 8 nv/ Hz. Thus, smaller signals can be measured because the noise floor is lower. DC offsets that would have been gained by 00 are eliminated from the output of the AD822 by the integrator feedback network. At low frequencies, the OP77 forces the output of the AD822 to 0 V. Once a signal exceeds f HIGH-PASS, the AD822 outputs the amplified input signal. 0.µF R 499 +IN IN 0.µF 0µF AD822 0µF REF f HIGH-PASS = C µf 0.µF 0.µF OP77 Figure 52. AC-Coupled Circuit R 5.8k Rev. C Page 2 of 24

23 DIE INFORMATION Die size: 575 µm 2230 µm Die thickness: 38 µm To minimize gain errors introduced by the bond wires, use Kelvin connections between the chip and the gain resistor, RG, by connecting Pad 2A and Pad 2B in parallel to one end of RG and Pad 3A and Pad 3B in parallel to the other end of RG. For unity gain applications where RG is not required, Pad 2A and Pad 2B must be bonded together as well as the Pad 3A and Pad 3B. 2A 2B 8 3A 7 3B 6 4 LOGO Figure 53. Bond Pad Diagram Table 7. Bond Pad Information Pad Coordinates Pad No. Mnemonic X (µm) Y (µm) IN A RG B RG A RG B RG IN VS REF VOUT VS The pad coordinates indicate the center of each pad, referenced to the center of the die. The die orientation is indicated by the logo, as shown in Figure 53. Rev. C Page 22 of 24

24 OUTLINE DIMENSIONS PIN IDENTIFIER 0.65 BSC COPLANARITY MAX MAX COMPLIANT TO JEDEC STANDARDS MO-87-AA Figure Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters B 5.00 (0.968) 4.80 (0.890) 4.00 (0.574) 3.80 (0.497) (0.244) 5.80 (0.2284) 0.25 (0.0098) 0.0 (0.0040) COPLANARITY 0.0 SEATING PLANE.27 (0.0500) BSC.75 (0.0688).35 (0.0532) 0.5 (0.020) 0.3 (0.022) (0.0098) 0.7 (0.0067) 0.50 (0.096) 0.25 (0.0099).27 (0.0500) 0.40 (0.057) 45 COMPLIANT TO JEDEC STANDARDS MS-02-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. Figure Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8) Dimensions shown in millimeters and (inches) A Rev. C Page 23 of 24

25 ORDERING GUIDE Model Temperature Range for Specified Performance Operating 2 Temperature Range Package Description Package Option AD822AR 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N R-8 AD822AR-REEL 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N, 3" Tape and Reel R-8 AD822AR-REEL7 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N, 7" Tape and Reel R-8 AD822ARZ 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N R-8 AD822ARZ-R7 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N, 7" Tape and Reel R-8 AD822ARZ-RL 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N, 3" Tape and Reel R-8 AD822ARM 40 C to +85 C 40 C to +25 C 8-Lead MSOP RM-8 JLA AD822ARM-REEL 40 C to +85 C 40 C to +25 C 8-Lead MSOP, 3" Tape and Reel RM-8 JLA AD822ARM REEL7 40 C to +85 C 40 C to +25 C 8-Lead MSOP, 7" Tape and Reel RM-8 JLA AD822ARMZ 40 C to +85 C 40 C to +25 C 8-Lead MSOP RM-8 JLA# AD822ARMZ-R7 40 C to +85 C 40 C to +25 C 8-Lead MSOP, 7" Tape and Reel RM-8 JLA# AD822ARMZ-RL 40 C to +85 C 40 C to +25 C 8-Lead MSOP, 3" Tape and Reel RM-8 JLA# AD822BR 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N R-8 AD822BR-REEL 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N, 3" Tape and Reel R-8 AD822BR-REEL7 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N, 7" Tape and Reel R-8 AD822BRZ 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N R-8 AD822BRZ-R7 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N, 7" Tape and Reel R-8 AD822BRZ-RL 40 C to +85 C 40 C to +25 C 8-Lead SOIC_N, 3" Tape and Reel R-8 AD822AC-P7 40 C to +85 C 40 C to +25 C Die Z = RoHS Compliant Part, # denotes RoHS compliant product may be top or bottom marked. 2 See Typical Performance Characteristics for expected operation from 85 C to 25 C. Branding Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D /(C) Rev. C Page 24 of 24

26 Mouser Electronics Authorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: Analog Devices Inc.: AD822ARMZ AD822ARZ AD822BRZ AD822AR AD822ARM AD822ARM-REEL AD822ARM-REEL7 AD822ARMZ-R7 AD822ARMZ-RL AD822AR-REEL AD822AR-REEL7 AD822ARZ-R7 AD822ARZ-RL AD822BR AD822BR-REEL AD822BR-REEL7 AD822BRZ-R7 AD822BRZ-RL AD822TRMZ-EP AD822TRMZ-EP-R7