PLL Frequency Synthesizer ADF4106-EP

Size: px

Start display at page:

Download "PLL Frequency Synthesizer ADF4106-EP"

Francis Kennedy
6 years ago
Views:

1 Enhanced Product PLL Frequency Synthesizer ADF4-EP FEATURES. GHz bandwidth 2.7 V to 3.3 V power supply Separate charge pump supply (VP) allows extended tuning voltage in 3 V systems Programmable dual-modulus prescaler 8/9, /7, 32/33, 4/ Programmable charge pump currents Programmable antibacklash pulse width 3-wire serial interface Analog and digital lock detect Hardware and software power-down mode Support defense and aerospace applications (AQEC) Military temperature range ( C to +2 C) Controlled manufacturing baseline One assembly/test site One fabrication site Enhanced product change notification Qualification data available upon request APPLICATIONS Broadband wireless access Satellite systems Instrumentation Wireless LANS Base stations for wireless radios AV DD DV DD FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION The ADF4-EP frequency synthesizer can be used to implement local oscillators in the up-conversion and downconversion sections of wireless receivers and transmitters. It consists of a low noise, digital phase frequency detector (PFD), a precision charge pump, a programmable reference divider, programmable A counter and B counter, and a dual-modulus prescaler (P/P + ). The A (-bit) counter and B (3-bit) counter, in conjunction with the dual-modulus prescaler (P/P + ), implement an N divider (N = BP + A). In addition, the 4-bit reference counter (R counter) allows selectable REFIN frequencies at the PFD input. A complete phase-locked loop (PLL) can be implemented if the synthesizer is used with an external loop filter and voltage controlled oscillator (VCO). Its very high bandwidth means that frequency doublers can be eliminated in many high frequency systems, simplifying system architecture and reducing cost. Additional application and technical information can be found in the ADF4 data sheet. V P CPGND REFERENCE R SET REF IN 4-BIT R COUNTER 4 PHASE FREQUENCY DETECTOR CHARGE PUMP CP CLK DATA LE RF IN A RF IN B 24-BIT INPUT REGISTER SD OUT 22 FROM FUNCTION LATCH PRESCALER P/P + N = BP + A R COUNTER LATCH FUNCTION LATCH A, B COUNTER LATCH 3 3-BIT B COUNTER LOAD LOAD -BIT A COUNTER 9 LOCK DETECT AV DD SD OUT CURRENT SETTING CPI3 CPI2 CPI CPI CPI CPI4 MUX M3 M2 M CURRENT SETTING 2 HIGH Z ADF4-EP MUXOUT CE AGND DGND Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Figure. One Technology Way, P.O. Box 9, Norwood, MA 22-9, U.S.A. Tel: Analog Devices, Inc. All rights reserved. Technical Support

2 ADF4-EP TABLE OF CONTENTS Features... Applications... General Description... Functional Block Diagram... Revision History... 2 Specifications... 3 Timing Characterisitics... 4 Enhanced Product Absolute Maximum Ratings... ESD Caution... Pin Configurations and Function Descriptions... Typical Performance Characteristics...7 PCB Design Guidelines for Chip Scale Package...9 Outline Dimensions... Ordering Guide... REVISION HISTORY /4 Rev. B to Rev. C Change to Table... 3 Change to Table Changes to Table /2 Rev. A to Rev. B Changes to Table 3... Updated Outline Dimensions... Changes to Ordering Guide... / Rev. to Rev. A Changes to Figure... 7 Changes to Figure... 8 Changes to Ordering Guide... 8/ Revision : Initial Version Rev. C Page 2 of

3 Enhanced Product ADF4-EP SPECIFICATIONS AVDD = DVDD = 3 V ± %, AVDD VP. V, AGND = DGND = CPGND = V, RSET =. kω, dbm referred to Ω, TA = TMAX to TMIN, unless otherwise noted. Table. Parameter S Version Unit Test Conditions/Comments RF CHARACTERISTICS RF Input Frequency (RFIN)./. GHz min/max For lower frequencies, ensure slew rate (SR) > 32 V/µs RF Input Sensitivity / dbm min/max Maximum Allowable Prescaler Output Frequency 2 3 MHz max P = 8 32 MHz P = REFIN CHARACTERISTICS REFIN Input Frequency 2/3 MHz min/max For f < 2 MHz, ensure SR > V/µs REFIN Input Sensitivity 3.8/VDD V p-p min/max Biased at AVDD/2 4 REFIN Input Capacitance pf max REFIN Input Current ± µa max PHASE DETECTOR Phase Detector Frequency 4 MHz max ABP =, (2.9 ns antibacklash pulse width) CHARGE PUMP ICP Sink/Source High Value ma typ With RSET =. kω Low Value 2 µa typ Absolute Accuracy 2. % typ With RSET =. kω RSET Range 3./ kω typ ICP Three-State Leakage 2 na max na typical; TA = 2 C Sink and Source Current Matching 2 % typ. V VCP VP. V ICP vs. VCP. % typ. V VCP VP. V ICP vs. Temperature 2 % typ VCP = VP/2 LOGIC INPUTS VIH, Input High Voltage.4 V min VIL, Input Low Voltage. V max IINH, IINL, Input Current ± µa max CIN, Input Capacitance pf max LOGIC OUTPUTS VOH, Output High Voltage.4 V min Open-drain output chosen, kω pull-up resistor to.8 V VDD.4 V min CMOS output chosen IOH µa max VOL, Output Low Voltage.4 V max IOL = µa POWER SUPPLIES AVDD 2.7/3.3 V min/v max DVDD VP AVDD/. V min/v max AVDD VP. V IDD (AIDD + DIDD) ma max 9. ma typical IDD 7 (AIDD + DIDD). ma max 9. ma typical IDD 8 (AIDD + DIDD) 3 ma max. ma typical IP.4 ma max TA = 2 C Power-Down Mode 9 (AIDD + DIDD) µa typ AVDD Rev. C Page 3 of

4 ADF4-EP Enhanced Product Parameter S Version Unit Test Conditions/Comments NOISE CHARACTERISTICS Normalized Phase Noise Floor (PNSYNTH) 223 dbc/hz typ PLL loop BW = khz Normalized /f Noise (PN_f) 22 dbc/hz typ Measured at khz offset; normalized to GHz Phase Noise Performance 2 VCO output 9 MHz dbc/hz typ khz offset and 2 khz PFD frequency 8 MHz 4 7. dbc/hz typ khz offset and 2 khz PFD frequency 8 MHz 83. dbc/hz typ khz offset and MHz PFD frequency Spurious Signals 9 MHz 3 9/ 92 dbc typ 2 khz/4 khz and 2 khz PFD frequency 8 MHz 4 / 7 dbc typ 2 khz/4 khz and 2 khz PFD frequency 8 MHz 7/ 7 dbc typ MHz/2 MHz and MHz PFD frequency Operating temperature range is C to +2 C. 2 This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency that is less than this value. 3 AVDD = DVDD = 3 V. 4 AC coupling ensures AVDD/2 bias. Guaranteed by design. Sample tested to ensure compliance. TA = 2 C; AVDD = DVDD = 3 V; P = ; RFIN = 9 MHz. 7 TA = 2 C; AVDD = DVDD = 3 V; P = ; RFIN = 2. GHz. 8 TA = 2 C; AVDD = DVDD = 3 V; P = 32; RFIN =. GHz. 9 TA = 2 C; AVDD = DVDD = 3.3 V; R = 383; A = 3; B = 89; P = 32; RFIN =. GHz. The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 2 log N (where N is the N divider value) and log FPFD. PNSYNTH = PNTOT log FPFD 2 log N. The PLL phase noise is composed of /f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the /f noise contribution at an RF frequency, frf, and at a frequency offset, f, is given by PN = P_f + log( khz/f) + 2log(fRF/ GHz). Both the normalized phase noise floor and flicker noise are modeled in ADIsimPLL. 2 The phase noise is measured with the EVAL-ADF4-EB evaluation board and the Agilent E444A spectrum analyzer. The spectrum analyzer provides the REFIN for the synthesizer (frefout = dbm). 3 frefin = MHz; fpfd = 2 khz; offset frequency = khz; frf = 9 MHz; N = 4; loop B/W = 2 khz. 4 frefin = MHz; fpfd = 2 khz; offset frequency = khz; frf = 8 MHz; N = 29,; loop B/W = 2 khz. frefin = MHz; fpfd = MHz; offset frequency = khz; frf = 8 MHz; N = 8; loop B/W = khz. TIMING CHARACTERISITICS AVDD = DVDD = 3 V ± %, AVDD VP. V, AGND = DGND = CPGND = V, RSET =. kω, dbm referred to Ω, TA = TMAX to TMIN, unless otherwise noted. Table 2. Parameter Limit (B Version) Unit Test Conditions/Comments t ns min DATA to CLOCK Setup Time t2 ns min DATA to CLOCK Hold Time t3 2 ns min CLOCK High Duration t4 2 ns min CLOCK Low Duration t ns min CLOCK to LE Setup Time t 2 ns min LE Pulse Width Operating temperature range (S Version) is C to +2 C. Timing Diagram t 3 t 4 CLOCK t t 2 DATA DB23 (MSB) DB22 DB2 DB (CONTROL BIT C2) DB (LSB) (CONTROL BIT C) t LE t LE Figure 2. Timing Diagram Rev. C Page 4 of

5 Enhanced Product ABSOLUTE MAXIMUM RATINGS TA = 2 C, unless otherwise noted. Table 3. Parameter Rating AVDD to GND.3 V to + 3. V AVDD to DVDD.3 V to +.3 V VP to GND.3 V to +.8 V VP to AVDD.3 V to +.8 V Digital I/O Voltage to GND.3 V to VDD +.3 V Analog I/O Voltage to GND.3 V to VP +.3 V REFIN, RFINA, RFINB to GND.3 V to VDD +.3 V RFINA to RFINB ±32 mv Operating Temperature Range Industrial (S Version) C to +2 C Storage Temperature Range C to +2 C Maximum Junction Temperature C θja Thermal Impedance -Lead TSSOP 2 C/W 2-Lead LFCSP (Paddle Soldered) 3.4 C/W Reflow Soldering Peak Temperature 2 C Time at Peak Temperature 4 sec Transistor Count CMOS 42 Bipolar 33 ADF4-EP Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. This device is a high performance RF integrated circuit with an ESD rating of <2 kv, and it is ESD sensitive. Proper precautions should be taken for handling and assembly. ESD CAUTION GND = AGND = DGND = V. Rev. C Page of

6 ADF4-EP Enhanced Product PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS R SET CP 2 V P DV DD 2 CP R SET V P DV DD DV DD CPGND AGND RF IN B RF IN A 3 4 ADF4-EP TOP VIEW (Not to Scale) MUXOUT LE DATA CLK CPGND AGND 2 AGND 3 RF IN B 4 RF IN A PIN INDICATOR ADF4-EP TOP VIEW (Not to Scale) MUXOUT 4 LE 3 DATA 2 CLK CE AV DD 7 CE REF IN 8 9 DGND NOTES:. TRANSISTOR COUNT 42 (CMOS), 33 (BIPOLAR) AV DD AV DD 8 DGND 9 DGND 7 REF IN NOTES. TRANSISTOR COUNT 42 (CMOS), 33 (BIPOLAR). 2. THE EXPOSED PAD MUST BE CONNECTED TO AGND Figure 3. -Lead TSSOP Pin Configuration Figure 4. 2-Lead LFCSP Pin Configuration Table 4. Pin Function Descriptions Pin No. TSSOP Pin No. LFCSP Mnemonic Description 9 RSET Connecting a resistor between this pin and CPGND sets the maximum charge pump output current. The nominal voltage potential at the RSET pin is. V. The relationship between ICP and RSET is ICP MAX 2. = RSET So, with RSET =. kω, ICP MAX = ma. 2 2 CP Charge Pump Output. When enabled, this provides ±ICP to the external loop filter, which in turn drives the external VCO. 3 CPGND Charge Pump Ground. This is the ground return path for the charge pump. 4 2, 3 AGND Analog Ground. This is the ground return path of the prescaler. 4 RFINB Complementary Input to the RF Prescaler. This point must be decoupled to the ground plane with a small bypass capacitor, typically pf. RFINA Input to the RF Prescaler. This small signal input is ac-coupled to the external VCO. 7, 7 AVDD Analog Power Supply. This can range from 2.7 V to 3.3 V. Decoupling capacitors to the analog ground plane should be placed as close as possible to this pin. AVDD must be the same value as DVDD. 8 8 REFIN Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and a dc equivalent input resistance of kω. This input can be driven from a TTL or CMOS crystal oscillator or it can be ac-coupled. 9 9, DGND Digital Ground. CE Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into three-state mode. Taking the pin high powers up the device, depending on the status of the powerdown bit, F2. 2 CLK Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input. 2 3 DATA Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input is a high impedance CMOS input. 3 4 LE Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of the four latches with the latch being selected using the control bits. 4 MUXOUT This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency to be accessed externally., 7 DVDD Digital Power Supply. This can range from 2.7 V to 3.3 V. Decoupling capacitors to the digital ground plane should be placed as close as possible to this pin. DVDD must be the same value as AVDD. 8 VP Charge Pump Power Supply. This should be greater than or equal to VDD. In systems where VDD is 3 V, it can be set to. V and used to drive a VCO with a tuning range of up to V. EP Exposed Pad. The exposed pad must be connected to AGND. Rev. C Page of

7 Enhanced Product TYPICAL PERFORMANCE CHARACTERISTICS FREQ UNIT GHz KEYWORD R PARAM TYPE S IMPEDANCE Ω DATA FORMAT MA FREQ MAGS ANGS FREQ MAGS ANGS Figure. S-Parameter Data for the RF Input OUTPUT POWER (db) Hz ADF4-EP db/div R L = 4dBc/Hz RMS NOISE =.3 FREQUENCY OFFSET FROM 9MHz CARRIER MHz Figure 8. Integrated Phase Noise (9 MHz, 2 khz, and 2 khz) LEVEL (dbm) 2 2 C +2 C +2 C OUTPUT POWER (db) REF LEVEL = 4.dBm V DD = 3V, V P = V I CP = ma PFD FREQUENCY = 2kHz LOOP BANDWIDTH = 2kHz RES BANDWIDTH = khz VIDEO BANDWIDTH = khz SWEEP = 2. SECONDS AVERAGES = dBc/Hz FREQUENCY (GHz) Figure. Input Sensitivity kHz 2kHz 9MHz 2kHz 4kHz FREQUENCY Figure 9. Reference Spurs (9 MHz, 2 khz, and 2 khz) OUTPUT POWER (db) REF LEVEL = 4.3dBm V DD = 3V, V P = V I CP = ma PFD FREQUENCY = 2kHz LOOP BANDWIDTH = 2kHz RES BANDWIDTH = Hz VIDEO BANDWIDTH = Hz SWEEP =.9 SECONDS AVERAGES = 93.dBc/Hz OUTPUT POWER (db) REF LEVEL = dbm V DD = 3V, V P = V I CP = ma PFD FREQUENCY = MHz LOOP BANDWIDTH = khz RES BANDWIDTH = Hz VIDEO BANDWIDTH = Hz SWEEP =.9 SECONDS AVERAGES = 83.dBc/Hz 2kHz khz 9MHz khz 2kHz FREQUENCY Figure 7. Phase Noise (9 MHz, 2 khz, and 2 khz) kHz khz 8MHz khz 2kHz FREQUENCY Figure. Phase Noise (.8 GHz, MHz, and khz) Rev. C Page 7 of

8 ADF4-EP Enhanced Product C +2 C +2 C V DD = 3V V P = V LEVEL (dbm) FIRST REFERENCE SPUR (dbc) k k k M M M FREQUENCY OFFSET (Hz) Figure. Integrated Phase Noise (.8 GHz, MHz, and khz) TUNNING VOLTAGE (V) Figure 4. Reference Spurs vs. VTUNE (.8 GHz, MHz, and khz) OUTPUT POWER (db) REF LEVEL = dbm.dbc V DD = 3V, V P = V I CP = ma PFD FREQUENCY = MHz LOOP BANDWIDTH = khz RES BANDWIDTH = khz VIDEO BANDWIDTH = khz SWEEP = 3 SECONDS AVERAGES =.dbc PHASE NOISE (dbc/hz) V DD = 3V V P = V 2M M 8 M 2M FREQUENCY (Hz) Figure 2. Reference Spurs (.8 GHz, MHz, and khz) k k M M M PHASE DETECTOR FREQUENCY (Hz) Figure. Phase Noise (Referred to CP Output) vs. PFD Frequency PHASE NOISE (dbc/hz) V DD = 3V V P = 3V I CP (ma) V PP = V I CP SETTLING = ma TEMPERATURE ( C) V CP (V) Figure 3. Phase Noise (.8 GHz, MHz, and khz) vs. Temperature Figure. Charge Pump Output Characteristics Rev. C Page 8 of

9 Enhanced Product ADF4-EP PCB DESIGN GUIDELINES FOR CHIP SCALE PACKAGE The lands on the 2-lead LFCSP (CP-2) are rectangular. The printed circuit board (PCB) pad for these should be. mm longer than the package land length and. mm wider than the package land width. The land should be centered on the pad. This ensures that the solder joint size is maximized. The bottom of the LFCSP has a central thermal pad. The thermal pad on the PCB should be at least as large as this exposed pad. On the PCB, there should be a clearance of at least.2 mm between the thermal pad and the inner edges of the pad pattern. This ensures that shorting is avoided. Thermal vias may be used on the PCB thermal pad to improve thermal performance of the package. If vias are used, they should be incorporated in the thermal pad at.2 mm pitch grid. The via diameter should be between.3 mm and.33 mm, and the via barrel should be plated with oz. copper to plug the via. The user should connect the PCB thermal pad to AGND. Rev. C Page 9 of

10 ADF4-EP Enhanced Product OUTLINE DIMENSIONS BSC 8.. PIN. BSC.3.9 COPLANARITY..2 MAX SEATING PLANE 8..4 COMPLIANT TO JEDEC STANDARDS MO-3-AB Figure 7. -Lead Thin Shrink Small Outline Package [TSSOP] (RU-) Dimensions shown in millimeters PIN INDICATOR..8.8 SEATING PLANE SQ 3.9 TOP VIEW 2 MAX.8 MAX. TYP BCS SQ. MAX. BSC.7... MAX.2 NOM COPLANARITY.8.2 REF. MAX COMPLIANT TOJEDEC STANDARDS MO-22-VGGD- EXPOSED PAD 2 BOTTOM VIEW PIN INDICATOR SQ.9.2 MIN FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET. Figure 8. 2-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 4 mm 4 mm Body, Very Thin Quad (CP-2-) Dimensions shown in millimeters B ORDERING GUIDE Model Temperature Range Package Description Package Option ADF4SRU-EP C to + 2 C -Lead Thin Shrink Small Outline Package [TSSOP] RU- ADF4SRU-EP-R7 C to + 2 C -Lead Thin Shrink Small Outline Package [TSSOP] RU- ADF4SCPZ-EP C to + 2 C 2-Lead Lead Frame Chip Scale Package [LFCSP_VQ] CP-2- ADF4SCPZ-EP-R7 C to + 2 C 2-Lead Lead Frame Chip Scale Package [LFCSP_VQ] CP-2- Z = RoHS Compliant Part Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D9272--/4(C) Rev. C Page of

PLL Frequency Synthesizer ADF4108

PLL Frequency Synthesizer ADF4108 FEATURES 8. GHz bandwidth 3.2 V to 3.6 V power supply Separate charge pump supply (VP) allows extended tuning voltage in 3.3 V systems Programmable, dual modulus prescaler 8/9, 6/7, 32/33, or 64/65 Programmable