THE power/ground line noise due to the parasitic inductance
|
|
- Griffin Sullivan
- 6 years ago
- Views:
Transcription
1 260 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 2, FEBRUARY 1998 Noise Suppression Scheme for Gigabit-Scale and Gigabyte/s Data-Rate LSI s Daisaburo Takashima, Yukihito Oowaki, Shigeyoshi Watanabe, and Kazunori Ohuchi Abstract In order to reduce the power/ground noise due to the off-chip parasitic inductance and realize gigabit-scale and ultra-high bandwidth large scale integrations (LSI s), this paper proposes two new techniques: 1) a constant-current voltagedown converter (VDC) which reduces the differential mode noise caused by internal peak current in a chip, and 2) a partially inverted data bus architecture which suppresses the commonmode noise caused by driving a large amount of output buffers. The new VDC requires almost constant current through an external V dd =V ss pin in spite of an internal large peak current, resulting in the suppression of the inductance induced voltage bounce and oscillation. Using the new VDC, the power/ground noise in a 1-Gb DRAM is reduced to 20% of the conventional one. The new bus architecture reduces the common-mode noise to 1=n by inverting output bus data partially, using only n 0 1 bit flag signals. Moreover, the modified new bus architecture reduces the noise to 1=2n by using only n bit flag signals. These architectures achieve the ultra-high data transfer rate of 16 GB/s to 32 GB/s. Index Terms CMOS integrated circuits, high-speed bus, interchip communication. I. INTRODUCTION THE power/ground line noise due to the parasitic inductance of a package and a print circuit board (PCB) is a serious problem in the realization of gigabit-scale and ultrahigh bandwidth large scale integrations (LSI s). The noise consists of 1) the differential (or normal) mode noise and 2) the common-mode noise [1]. The internal peak current in a chip causes the differential mode noise of the power/ground line and also causes an oscillation problem. This noise increases by the increase of LSI density and becomes serious in low voltage gigabit-scale LSI s. The common-mode noise is caused by simultaneous switching of the output buffers. It becomes larger with wider I/O s and higher operating frequency. Therefore, in the conventional interface techniques, the bandwidth of chipto-chip communication is limited to 500 MB/s to 1.6 GB/s [2], [3]. A low-voltage differential signaling (LVDS) [4] and emitter coupled logic (ECL) interface [5], in which the paired signals of 1 and 0 data are used for each output data, have excellent noise immunity. However, they double I/O pin counts. This paper proposes two new techniques [6]: 1) a new voltage-down converter (VDC), a constant-current VDC, which reduces the differential mode noise and overcomes the oscillation problem, and 2) a new interface technique, a partially inverted data bus architecture, which suppresses the Manuscript received March 7, 1997; revised June 19, The authors are with the Advanced Semiconductor Devices Research Laboratories, Research and Development Center, Toshiba Corporation, Yokohama 235, Japan. Publisher Item Identifier S (98) Fig. 1. Circuit diagram of a VDC: the conventional VDC and the proposed constant-current VDC. common-mode noise using a few additional flag signals. In Section II, the concept of the new VDC is presented, and the voltage bounce of power/ground line in a 1-Gb DRAM is evaluated. In Section III, first, the concept of new bus architecture is presented. Second, the detailed circuit design of a 128-b I/O is shown. Third, the performance of the proposed bus with wide 128- and 256-b I/O s at 400 MHz or 1 GHz operation is demonstrated. Fourth, the modified bus architecture is also presented and evaluated. Finally, two system configurations using the proposed bus are discussed. Section IV summarizes the results of this work. II. CONSTANT-CURRENT VOLTAGE-DOWN CONVERTER A. Concept In conventional LSI s, and especially in DRAM s, a VDC has been widely used for realizing low power dissipation and for the device reliability [7], [8]. Fig. 1 shows the concept of the new constant-current VDC. In the conventional VDC, the voltage regulator is in between an internal circuit and a power source as shown in Fig. 1. When large peak current is dissipated in the internal circuit, keeping the internal lowered voltage constant, the same amount of peak current flows through a PMOS driver of the VDC and an external pin. It results in large bounce of an internal power/ground line in a chip. On the other hand, in the proposed VDC, a constant current source circuit and a capacitor tank are implemented between the conventional voltage regulator and power source as shown in /98$ IEEE
2 TAKASHIMA et al.: NOISE SUPPRESSION SCHEME FOR GIGABIT-SCALE AND GIGABYTE/S DATA-RATE LSI S 261 Fig. 3. Internal power/ground line (V dd1 =V ss1 ) bounce versus the number of V dd =V ss pins. Fig. 4. External V dd dependency of the internal lowered V int and internal ground V ss1 bounces. Fig. 2. Simulated waveforms of bit-line charging/discharging operation in a 1-Gb DRAM: using the conventional VDC and using the proposed VDC. Fig. 1. The PMOS transistor in the constant current source circuit is operated with saturation region and supplies the constant current. When the large peak current is dissipated in the internal circuit, the external current is limited by the constant current source, and the charge is substantially supplied from the. When the internal current becomes small, the is charged again via the constant current source circuit. Therefore, the external current is kept constant. It results in the elimination of an inductance induced voltage bounce and an oscillation [8], [9]. B. Results and Discussions The simulated waveforms of the bit-line charging/discharging operation in a 1-Gb DRAM using the conventional and the proposed VDC s are shown in Fig. 2, where the pins, parasitic inductance of 10 nh per pin, of 2.5 V, of 1.5 V are assumed. Also assumed are 16 K refresh operation at room temperature using m channel length NMOS and m channel length PMOS transistors. In the conventional VDC of Fig. 2, corresponding to the large internal peak current, the external current has the same peak current as the. It results in large voltage bounces of all internal power/ground lines, and and all internal signal nodes such as word line (WL) and bit line (BL). This noise causes the fatal operations such as the wrong signal fetch in the input buffers. On the other hand, in spite of the internal peak current in the active cycle, the proposed VDC of Fig. 2 flattens the external current and causes almost constant to flow through the external pin even during the standby cycle in order to fill up the capacitor tank. It results in small voltage bounces of all internal power/ground lines and signal nodes. Although the proposed VDC requires the capacitor tank of 12 nf in a 1-Gb DRAM, it occupies only 0.35% area in a chip. Fig. 3 shows the internal power/ground line bounce versus the number of pins, where three refresh operations of 8 K, 16 K, and 32 K cycles are taken as a parameter. In the conventional VDC, the large number of pins are required to ensure stable operation, especially in the 8 K refresh operation. On the other hand, the proposed VDC reduces bounce to 20% of the conventional one in the case of 8 K refresh and pins. This result enables 1-Gb DRAM implementation with a few pins. Fig. 4 shows the external dependency of the drop of and of the rise of. The voltage bounces of and in the conventional VDC become larger at higher
3 262 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 2, FEBRUARY 1998 Fig. 5. Internal power/ground line (V dd1 =V ss1 ) bounce versus the capacitance between V dd1 and V ss1 in the conventional VDC and C tank in the proposed VDC. corresponding to quicker VDC response. On the other hand, in the proposed VDC, the maximum drop of is as small as 0.1 V, and the maximum rise of is as small as 0.07 V in the range of 2.5 V 15%. One concern regarding the proposed VDC is large drop of at low because of the serial connection of the voltage regulator and the constantcurrent source circuit. However, this voltage drop is only 0.1 V larger than the conventional one even at of 1.5 V, as shown in Fig. 4. Another conventional approach [1] to suppress the differential mode noise is to use the large capacitance between the internal and lines in the conventional VDC as shown in the circuit diagram of Fig. 5. However, this approach causes the oscillation problem [8], [9]. Fig. 5 shows the dependency of bounce in the conventional VDC and the dependency of bounce in the new VDC, where cycle time (trc) is taken as a parameter. If the conventional VDC is used, the voltage of power/ground line oscillates due to the and parasitic inductance. And the value at which the oscillation occurs varies with the cycle time (trc). Therefore, the large of more than 100 nf is required for wide cycle time operation. On the other hand, as shown in the bold line of Fig. 5, the proposed VDC requires small of 12 nf in order to sufficiently reduce bounce, and eliminates the oscillation problem because of the constant external current. There are two conventional VDC s using the phase compensation techniques: 1) using the capacitor between the and the [8] and 2) using the capacitor between and the gate node of PMOS driver in the VDC [9]. Although these schemes suppress the oscillation due to the feedback loops of VDC, they stabilize only the voltage difference between and. Therefore, it cannot completely eliminate the bounce and the oscillation of induced by the parasitic inductance. III. PARTIALLY INVERTED DATA BUS ARCHITECTURE A. Concept Fig. 6 shows the concept of the partially inverted data bus architecture. In the conventional data bus of Fig. 6, (c) Fig. 6. Concept of the partially inverted data bus architecture: the conventional data bus, proposed data bus, and (c) output data dependence of switching noise. the increase of switching buffers causes a large amount of common-mode noise. This noise strongly depends on the output data of output buffers [10], [11]. Here, we define value as follows: (number of 1 data) (number of 0 data) in the bit bus. (1) The noise in the bit bus becomes larger when is larger. And it becomes maximum when all data are 1 or 0, that is,, as shown in Fig. 6. The simplified model for this reason is shown in Fig. 6(c). When all output data are 1, all charging currents of bus lines are supplied both from pin and from pin via the capacitor. It results in the largest noise in the power/ground line. On the other hand, when is zero, that is, output data of half bits are 1 and those of the rest are 0. The charging current of 1 data and the discharging current of 0 data compensate each other using the internal capacitor. Therefore, there is no large external peak current. The proposed bus shown in Fig. 6 reduces the noise by reducing the maximum value. In a sender chip, first, bit data are divided into segments, Segment 0 and Segment 1, as shown in Fig. 6. Second, in each segment of bit, value is calculated. Third, when is larger than zero or is not larger than zero at both segments, that is, 1 data or 0 data are dominant at both segments, all data of Segment 1 are inverted in order to reduce value and are transferred to the data bus with an inversion flag signal. A receiver chip recreates the original data using the flag signal. For example,
4 TAKASHIMA et al.: NOISE SUPPRESSION SCHEME FOR GIGABIT-SCALE AND GIGABYTE/S DATA-RATE LSI S 263 Fig. 7. Block diagram of the proposed bus architecture of 128-b bus with four segments. when all data in the 128-b bus are 1 as shown in Fig. 6, all Segment 1 data are inverted, and the sender chip transfers all 1 data of Segment 0, all 0 data of Segment 1 and the flag signal of 1 data, which denotes Segment 1 data are inverted. The receiver chip recreates the original data of Segment 1 using the flag signal. The of the proposed bus becomes maximum when of Segment 0 is 64, and of Segment 1 is zero because the total value is not changed whether Segment 1 data are inverted or not. Therefore, the proposed bus reduces the maximum to 1/2 of the conventional one as described by the following expression: (number of 1 data) (number of 0 data) (2) Strictly speaking, the switching noise occurs when output data are changed from 1 to 0 data or from 0 to 1 data. However, the following expression (3) is derived from (2) considering that (2) is satisfied for both the current data and the previous data (see Appendix A): (number of 0 to 1 data) (number of 1 to 0 data) (3) This result lets us choose the I/O circuit design using not (3) but (2), because the circuit using (2) considers only the current output data. B. Circuit Design of 128-b Bus Fig. 7 shows the block diagram of the proposed bus architecture for 128-b bus with four segments. The sender chip divides 128-b data into four segments and executes the following data processing. Each 32-b comparator (Comp32) calculates and outputs and (where becomes 1 when in each segment). The flag signal becomes 1 when or at both segments, Segment 0 and Segment 1. The flag signal also becomes 1 when or at both segments, Segment 2 and Segment 3. In the four cases that Segment 1 data are inverted and not, and Segment 3 data are inverted and not, four 64-b comparators (Comp64) calculate and output and beforehand in parallel. The right data and flag signals are selected by and using the multiplexer. The flag signal becomes 1 when or at both segments, Segments 0 1 and Segments 2 3. This partially inverted bus data is transferred to the receiver chip with 3-b flag signals, each of which denotes whether Segment 1, Segment 2, and Segment 3 data are inverted or not, respectively. The receiver chip recreates the original data using these 3-b flag signals. The worst data of the proposed bus is at Segment 0 and at Segment 1, Segment 2, and Segment 3. In the case of bit bus with segments, the new architecture reduces the maximum value to using only bit flag signals. The key issue for implementation of the proposed bus architecture is how to design the high speed and small size data comparator. Fig. 8 shows the 64-b data comparator using an analog circuit. The 64-b data to are input into the left side. The complementary 64-b data to are input into the right side. When 1 data are dominant, the sensing node becomes lower than the sensing node. The voltage difference of the two nodes is amplified by the sense amplifier. The 64-b data comparison is done with only 1.6 ns, and total data processing in Fig. 7 is 2.5 ns at of 1.5 V. The 2.5-ns delay time meets 400-MHz synchronous DRAM operation with one clock cycle delay (Latency 1). Moreover, the parallel processing using plural units of the proposed data processing enables higher operation frequency of the gigahertz range. The total dissipation current of the eight comparators in Fig. 7 is 2 ma. Although the CMOS-type comparator using
5 264 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 2, FEBRUARY 1998 Fig. 8. A 64-b CMOS analog data comparator. pull-up PMOS and pull-down NMOS transistors in Fig. 8 doubles the voltage difference between two sensing nodes and, whereas the current mirror-type comparator using the PMOS load and NMOS pull-down transistors does not, the analog comparator may output a wrong value when is very small. However, in this case, the common-mode noise in the output buffers is small whether segment data are inverted or not. The simulated voltage difference between two sensing nodes in the 64-b comparator is 30 mv to 120 mv when is not larger than two. C. Performance Fig. 9 shows the simulated waveforms of a 128-b data bus in the conventional and the proposed bus architectures. In both of the architectures, the pins for the output buffers are separated from pins for the internal circuit, and one pin and one pin are equipped per four I/O s, where the parasitic inductance of 10 nh per pin and 0.3 nh of PCB are assumed. The impedancematched, center-tapped, doubly terminated, and point-to-point transmission line with small 500 mv signal swing are also assumed [4], [12]. The driver transistor sizes of the output buffer are designed to be m/ m for PMOS transistor and m/ m for NMOS transistor, assuming 0.18 m rule 1-Gb DRAM. The waveforms of Fig. 9 show the, the, and the transmitting data in the output buffers at 400 MHz and 1 GHz operations at room temperature, where the transmitting data shows waveforms in the worst case that all output data have the same data pattern except that only one bit has the reverse data. In the conventional bus, the wide 128-b data bus causes large bounces of internal line for the output buffers. This line noise causes a large center voltage shift between 1 data and 0 data and a large distortion of the transmission lines, resulting in data transmission error. Moreover, the separated internal power/ground line also bounces via the PCB due to the inductance of PCB of 0.3 nh. It causes the fatal operation in the input buffers. On the other hand, the proposed bus has the small bounce of line and the negligible center voltage shift between 1 and 0 transmission data. This architecture realizes stable operation with wide 128-b I/O s at 1 GHz. Fig. 10 shows the separated internal power/ground line bounce versus the number of I/O s. With the increase of the number of I/O s in the conventional data bus, Fig. 9. Simulated waveforms of 128-b bus: the conventional bus and the proposed bus. Fig. 10. Internal power/ground line (V dd1 =V ss1 ) bounce versus the number of I/O s. the power/ground noise becomes larger. Therefore, the number of I/O s is limited to 16 or 32 b. On the other hand, in the proposed data bus, the power/ground noise is reduced with the increase of the number of segments. Therefore, the proposed data bus realizes wide 128-b I/O s at four segments or 256-b I/O s with eight segments, suppressing the power/ground noise level to less than that of 32-b I/O s in the conventional one. As a result, the data transfer rate of the proposed architecture improves by 8 to 16 times that of the conventional bus. Fig. 11 shows the I/O signal margin at 128-b data bus at 400 MHz and 1 GHz operations, where the half voltage of I/O swing of -axis means the original signal voltage, and the signal margin of -axis means the minimum signal voltage during the valid time, which is defined as the time range of 30 to 70% in a burst cycle time as shown in upper side waveforms of Fig. 11. In the conventional data bus, the large center voltage shift between 1 and 0 data and the ringing of the transmission line cause a large signal degradation of transmitting data. On the other hand, in the proposed data bus, the center voltage shift and ringing are suppressed. As a result, the proposed data bus realizes 1-GHz operation with small 300-mV signal swing. Although the power dissipation of 128-b I/O s at 1 GHz with 300-mV signal swing becomes 2.36 W, the termination current reduction techniques such
6 TAKASHIMA et al.: NOISE SUPPRESSION SCHEME FOR GIGABIT-SCALE AND GIGABYTE/S DATA-RATE LSI S 265 Fig. 12. Block diagram of the proposed modified data bus architecture of a 128-b bus with two segments. Fig. 11. I/O signal margin versus a half voltage of the original I/O swing in a 128-b bus with 400 MHz operation and 1 GHz operation. as a dynamic termination [13] reduces power dissipation to 0.44 W. In the practical chip, in order to achieve a data transfer rate of multi-gb/s range, not only the proposed high bandwidth interface technique should be introduced, but also many techniques to realize high data transfer rate between cell arrays and I/O buffers using the global data-line architecture [14], [15] and to minimize the clock and data skews using phase locked loops (PLL s) or delay locked loops (DLL s) [2], [16]. D. Modified Data Bus Architecture A bus-invert coding (or low-weight coding) technique [17], [18], in which all data in the bus are inverted, has been already reported. This scheme also reduces the noise as well as power dissipation. However, it is difficult to reduce the noise to less than 50%. By combining the proposed partially inverted bus scheme with the above all-data inversion scheme, we obtain the modified data bus architecture, which reduces the noise effectively with a few flag signals. Fig. 12 shows the block diagram of the modified data bus architecture for a 128-b bus with two segments. In the sender chip, the following two kinds of data processings are done. 1) Partial data inversion: Using two 64-b data comparators (Comp64), the flag signal decides whether Segment 1 data are inverted or not. From (2), this data processing reduces value to less than using one flag signal. 2) All data inversion: In this processing, all bus data are inverted in order to keep the value larger than zero. The flag signal determines whether all 128-b data are inverted or not using a 128-b comparator (Comp128). The output data satisfy the following expression by these two data processings: (number of 1 data) (number of 0 data) (4) The following expression (5) is also derived from (4) considering that (4) is satisfied for both the current data and the previous data (see Appendix B): (number of 0 to 1 data) (number of 1 to 0 data) (5) In the case of bit bus with segments, the modified data bus architecture reduces the maximum value to using only bit flag signals. Fig. 13 shows the simulated internal power/ground line bounce versus the number of flag signals, assuming 128-b I/O s and 400-MHz operation. The modified data bus architecture achieves the smallest noise based on the same number of flag signals. E. Two Configurations of MPU-DRAM Interfaces Fig. 14 shows two system configurations of the proposed modified bus architecture. In configuration, MPU and
7 266 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 2, FEBRUARY 1998 Fig. 13. Internal power/ground line (V dd1 =V ss1 ) bounce versus the number of flag signals. DRAM chips are interconnected with bidirectional 128-b bus and 2-b flags. Each chip has the proposed I/O buffers. In the bidirectional data transfers, the sender chip transfers the proposed encoded data, and the receiver chip decodes the encoded data. By introducing the analog comparators, the chip size penalty of the proposed I/O buffers is only 0.4% assuming 500 mm 1-Gb DRAM. In configuration, only the MPU chip is equipped with the proposed I/O buffers, and the DRAM chip is equipped with the conventional I/O buffers of 128 b plus 2 b and an additional 16-Mb flag memory. In the write operation, the MPU chip transfers encoded data to the DRAM chip, and the DRAM chip stores the encoded bus data and the flag information without the decode processing. In the read operation, the DRAM chip transfers stored encoded data and flag information to the MPU chip directly, without the latency of 2.5 ns due to the data processing, whereas it takes 1.6% chip size overhead for 16-Mb flag memory equipment. IV. CONCLUSION A new constant-current VDC and a new partially inverted data bus architecture for realizing gigabit scale and gigabyte/s data transfer rate LSI s have been proposed. The new VDC flattens an external power/ground pin current and reduces the differential mode noise to 20% of the conventional one in a 1-Gb DRAM. The new bus architecture reduces the difference between the number of 1 output data and that of 0 output data by inverting output data partially. The proposed bus reduces the common-mode noise to using only bit flag signals, and the modified bus reduces the noise to using bit flags. They realize the chip-to-chip communication of 16 to 32 GB/s data transfer rate. APPENDIX A The following two expressions are obtained under the condition that (2) is satisfied for both the current data Fig. 14. Two system configurations of the proposed modified data bus architecture. and previous data in the bit bus: and (A1) (A2) where and are defined as the number of 1 data and that of 0 data in the previous data, and and are defined as the number of 1 data and that of 0 data in the current data. Adding (A1) and (A2) and respectively (A3) can be divided into the following two terms, the number of 0 to 1 data that of 1 to 1 data the number of 1 to 0 data that of 1 to 1 data the number of 0 to 0 data that of 0 to 1 data the number of 0 to 0 data that of 1 to 0 data. We obtain (3) by substituting (A4) (A7) into (A3). (A4) (A5) (A6) (A7) (number of 0 to 1 data) (number of 1 to 0 data) (3) APPENDIX B The following two expressions are obtained under the condition that (4) is satisfied for both the current data and previous data in the bit bus: (B1)
8 TAKASHIMA et al.: NOISE SUPPRESSION SCHEME FOR GIGABIT-SCALE AND GIGABYTE/S DATA-RATE LSI S 267 and (B2) where and are defined in Appendix A. Adding (B1) and (B2) (B3) As and can be divided into two terms as shown in Appendix A, we obtain (5) by substituting (A4) (A7) into (B3) (number of 0 to 1 data) (number of 1 to 0 data) (5) ACKNOWLEDGMENT The authors would like to thank A. Hojo, J. Matsunaga, and A. Toriumi for their encouragement throughout this work. REFERENCES [1] H. B. Bakoglu, Circuits, interconnections, and packaging for VLSI. Reading, MA: Addison-Wesley, ch. 7, [2] N. Kushiyama et al., A 500-Megabyte/s data-rate 4.5 M DRAM, IEEE J. Solid-State Circuits, vol. 28, pp , Apr [3] Y. Nitta et al., A 1.6 GB/s data-rate 1 Gb synchronous DRAM with hierarchical square-shaped memory block and distributed bank architecture, in ISSCC Dig. Tech. Papers, Feb. 1996, pp [4] R. C. Fross et al., Fast interfaces for DRAM s, IEEE Spectrum, vol. 29, no. 10, pp , Oct [5] T. Kawamura et al., An extremely low-power bipolar current-mode I/O circuit for multi-gbit/s interfaces, in Symp. VLSI Circuits Dig. Tech. Papers, June 1994, pp [6] D. Takashima et al., Noise suppression scheme for giga-scale DRAM with hundreds of I/Os, in Symp. VLSI Circuits Dig. Tech. Papers, June 1996, pp [7] T. Furuyama et al., A new on-chip voltage converter for submicrometer high-density DRAM s, IEEE J. Solid-State Circuits, vol. SC-22, pp , June [8] M. Horiguchi et al., A tunable CMOS-DRAM voltage limiter with stabilized feedback amplifier, IEEE J. Solid-State Circuits, vol. 25, pp , Oct [9] K. Nakamura et al., Study on the relation of internal voltage converter and ground noise, in IEICE Japan Spring Conf., C-618, 1993, pp [10] T. Sudo et al., Present and future directions for multichip module technologies, IEEE J. Solid-State Circuits, vol. 30, pp , Apr [11] M. Miura et al., The measurement of simultaneous switching noise on a multi-layer package, in IEICE Japan Spring Conf., C-568, 1993, pp [12] B. Gunning et al., A CMOS low-voltage-swing transmission-line transceiver, in ISSCC Dig. Tech. Papers, Feb. 1992, pp [13] T. Kawahara et al., Low-power chip interconnection by dynamic termination, IEEE J. Solid-State Circuits, vol. 30, pp , Sept [14] Y. Watanabe et al., A 286 mm Mb DRAM with 32 both-ends DQ, IEEE J. Solid-State Circuits, vol. 31, pp , Apr [15] T. Watanabe et al., A modular architecture for a 6.4-Gbyte/s, 8-Mb DRAM-integrated media chip, IEEE J. Solid-State Circuits, vol. 32, pp , May [16] S. Kim et al., A 960-Mb/s/pin interface for skew-tolerant bus using low jitter PLL, IEEE J. Solid-State Circuits, vol. 32, pp , May [17] M. R. Stan et al., Bus-invert coding for low-power I/O, IEEE Trans. VLSI Systems, vol. 3, Mar [18] K. Nakamura et al., A 50% noise reduction interface using low-weight coding, in Symp. on VLSI Circuits Dig. Tech. Papers, June 1996, pp Daisaburo Takashima was born in Ishikawa, Japan, on October 21, He received the B.E. and M.E. degrees in electrical and electronics engineering from Sophia University, Tokyo, Japan, in 1985 and 1987, respectively. In 1987 he joined the ULSI Research Laboratories, Research and Development Center, Toshiba Corporation, Kawasaki, Japan. Since then he has been working on the circuit design of highdensity DRAM s. In 1997, he joined the Advanced Semiconductor Devices Research Laboratories, Research and Development Center, Yokohama, Japan. Mr. Takashima is a member of the Institute of Electronic, Information and Communication Engineers of Japan. Yukihito Oowaki was born in Kagoshima, Japan, on December 19, He received the B.E. and M.E. degrees in applied physics from the University of Tokyo, Japan, 1981 and 1983, respectively. In 1983 he joined the Toshiba Research and Development Center, Toshiba Corporation, Kawasaki, Japan, where he worked on the development of 1- Mb DRAM s. Since then he has been engaged in the research and development of submicrometer CMOS DRAM s. He also worked on high-speed CMOS device technology and device modeling. In 1992 and 1993 he was a Visiting Scholar at the Cavendosh Laboratory, University of Cambridge, Cambridge, U.K., where he was engaged in research in the field of mesoscopic devices. His present interests include application-specific memories, embedded memories, new memory cell structure, and application of mesoscopic devices. Mr. Oowaki is a member of the Physics Society of Japan. Shigeyoshi Watanabe was born in Mie, Japan, on March 19, He received the B.E. degree in instrumental engineering from Keio University in 1977 and the M.S. degree in applied physics from Tokyo Institute of Technology, Tokyo, Japan, in In 1979 he joined the Semiconductor Device Engineering Laboratory of Toshiba Corporation, Kawasaki, Japan. Since then he has been working on the circuit design of MOS memories, including dynamic RAM, EPROM, and EEPROM. He is currently managing the MOS LSI Memory Research Group at the Toshiba ULSI Research Center, Kawasaki, Japan. Kazunori Ohuchi was born in Tochigi, Japan, in June He received the B.S. degree in electronics engineering from Tohoku University, Sendai, Japan, in In 1970 he joined the Toshiba Research and Development Center, Toshiba Corporation, Kawasaki, Japan. Since then he has been working on the circuit and device design of MOS memories, including EPROM, static RAM, and dynamic RAM. His current interests are in the advanced device structures and circuits for megabit dynamic RAM s and EEPROM s. Mr. Ohuchi is a member of the Institute of Electronic, Information and Communication Engineers of Japan.
Electronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationREFERENCE voltage generators are used in DRAM s,
670 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 5, MAY 1999 A CMOS Bandgap Reference Circuit with Sub-1-V Operation Hironori Banba, Hitoshi Shiga, Akira Umezawa, Takeshi Miyaba, Toru Tanzawa, Shigeru
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationA Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 8, AUGUST 2002 1021 A Wide-Range Delay-Locked Loop With a Fixed Latency of One Clock Cycle Hsiang-Hui Chang, Student Member, IEEE, Jyh-Woei Lin, Ching-Yuan
More informationLSI and Circuit Technologies for the SX-8 Supercomputer
LSI and Circuit Technologies for the SX-8 Supercomputer By Jun INASAKA,* Toshio TANAHASHI,* Hideaki KOBAYASHI,* Toshihiro KATOH,* Mikihiro KAJITA* and Naoya NAKAYAMA This paper describes the LSI and circuit
More informationA Low-Power SRAM Design Using Quiet-Bitline Architecture
A Low-Power SRAM Design Using uiet-bitline Architecture Shin-Pao Cheng Shi-Yu Huang Electrical Engineering Department National Tsing-Hua University, Taiwan Abstract This paper presents a low-power SRAM
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More information5Gbps Serial Link Transmitter with Pre-emphasis
Gbps Serial Link Transmitter with Pre-emphasis Chih-Hsien Lin, Chung-Hong Wang and Shyh-Jye Jou Department of Electrical Engineering,National Central University,Chung-Li, Taiwan R.O.C. Abstract- High-speed
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationA 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface
Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-3, 2006 225 A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationA digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme
A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme Young-Chan Jang a) School of Electronic Engineering, Kumoh National Institute of Technology, 1, Yangho-dong,
More informationA 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier
852 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 7, JULY 2002 A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier Ryuichi Fujimoto, Member, IEEE, Kenji Kojima, and Shoji Otaka Abstract A 7-GHz low-noise amplifier
More informationA Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation
WA 17.6: A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation Gu-Yeon Wei, Jaeha Kim, Dean Liu, Stefanos Sidiropoulos 1, Mark Horowitz 1 Computer Systems Laboratory, Stanford
More informationAccomplishment and Timing Presentation: Clock Generation of CMOS in VLSI
Accomplishment and Timing Presentation: Clock Generation of CMOS in VLSI Assistant Professor, E Mail: manoj.jvwu@gmail.com Department of Electronics and Communication Engineering Baldev Ram Mirdha Institute
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More informationDesign of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders
Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders B. Madhuri Dr.R. Prabhakar, M.Tech, Ph.D. bmadhusingh16@gmail.com rpr612@gmail.com M.Tech (VLSI&Embedded System Design) Vice
More informationA 2-byte Parallel 1.25 Gb/s Interconnect I/O Interface with Self-configurable Link and Plesiochronous Clocking
UDC 621.3.049.771.14:681.3.01 A 2-byte Parallel 1.25 Gb/s Interconnect I/O Interface with Self-configurable Link and Plesiochronous Clocking VKohtaroh Gotoh VHideki Takauchi VHirotaka Tamura (Manuscript
More informationIN RECENT years, low-dropout linear regulators (LDOs) are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators
More information電子電路. Memory and Advanced Digital Circuits
電子電路 Memory and Advanced Digital Circuits Hsun-Hsiang Chen ( 陳勛祥 ) Department of Electronic Engineering National Changhua University of Education Email: chenhh@cc.ncue.edu.tw Spring 2010 2 Reference Microelectronic
More informationSingle-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationDue to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible
A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin
More informationPhase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
5th International Conference on Computer Sciences and Automation Engineering (ICCSAE 2015) Phase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
More informationDesign and Implement of Low Power Consumption SRAM Based on Single Port Sense Amplifier in 65 nm
Journal of Computer and Communications, 2015, 3, 164-168 Published Online November 2015 in SciRes. http://www.scirp.org/journal/jcc http://dx.doi.org/10.4236/jcc.2015.311026 Design and Implement of Low
More informationSignal Technologies 1
Signal Technologies 1 Gunning Transceiver Logic (GTL) - evolution Evolved from BTL, the backplane transceiver logic, which in turn evolved from ECL (emitter-coupled logic) Setup of an open collector bus
More informationA PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR
A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR Yang-Shyung Shyu * and Jiin-Chuan Wu Dept. of Electronics Engineering, National Chiao-Tung University 1001 Ta-Hsueh Road, Hsin-Chu, 300, Taiwan * E-mail:
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationDESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP
DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)
More informationA 0.9 V Low-power 16-bit DSP Based on a Top-down Design Methodology
UDC 621.3.049.771.14:621.396.949 A 0.9 V Low-power 16-bit DSP Based on a Top-down Design Methodology VAtsushi Tsuchiya VTetsuyoshi Shiota VShoichiro Kawashima (Manuscript received December 8, 1999) A 0.9
More informationA Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 14, Number 4, 2011, 380 391 A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator Seok KIM 1, Seung-Taek YOO 1,2,
More information12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders
12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders Mr.Devanaboina Ramu, M.tech Dept. of Electronics and Communication Engineering Sri Vasavi Institute of
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationA Robust Oscillator for Embedded System without External Crystal
Appl. Math. Inf. Sci. 9, No. 1L, 73-80 (2015) 73 Applied Mathematics & Information Sciences An International Journal http://dx.doi.org/10.12785/amis/091l09 A Robust Oscillator for Embedded System without
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationDESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING
3 rd Int. Conf. CiiT, Molika, Dec.12-15, 2002 31 DESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING M. Stojčev, G. Jovanović Faculty of Electronic Engineering, University of Niš Beogradska
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationAn Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology
IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS
More informationA Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control
A Phase-Locked Loop with Embedded Analog-to-Digital Converter for Digital Control Sooho Cha, Chunseok Jeong, and Changsik Yoo A phase-locked loop (PLL) is described which is operable from 0.4 GHz to 1.2
More informationDesigning Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance
International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 1, Issue 3, June 2014, PP 18-30 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org Designing
More informationSynchronous Mirror Delays. ECG 721 Memory Circuit Design Kevin Buck
Synchronous Mirror Delays ECG 721 Memory Circuit Design Kevin Buck 11/25/2015 Introduction A synchronous mirror delay (SMD) is a type of clock generation circuit Unlike DLLs and PLLs an SMD is an open
More informationA High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology
A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More informationWITH the growth of data communication in internet, high
136 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 A 0.18-m CMOS 1.25-Gbps Automatic-Gain-Control Amplifier I.-Hsin Wang, Student Member, IEEE, and Shen-Iuan
More informationPOWER AND SIGNAL INTEGRITY IMPROVEMENT IN ULTRA HIGH-SPEED CURRENT MODE LOGIC
POWER AND SIGNAL INTEGRITY IMPROVEMENT IN ULTRA HIGH-SPEED CURRENT MODE LOGIC Hien Ha and Forrest Brewer University of California Santa Barbara hienha@aurora.ece.ucsb.edu forrest@engineering.ucsb.edu ABSTRACT
More informationCMOS VLSI Design (A3425)
CMOS VLSI Design (A3425) Unit V Dynamic Logic Concept Circuits Contents Charge Leakage Charge Sharing The Dynamic RAM Cell Clocks and Synchronization Clocked-CMOS Clock Generation Circuits Communication
More informationA 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren
Joint International Mechanical, Electronic and Information Technology Conference (JIMET 2015) A 14-bit 2.5 GS/s based on Multi-Clock Synchronization Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng,
More informationClass-AB Low-Voltage CMOS Unity-Gain Buffers
Class-AB Low-Voltage CMOS Unity-Gain Buffers Mariano Jimenez, Antonio Torralba, Ramón G. Carvajal and J. Ramírez-Angulo Abstract Class-AB circuits, which are able to deal with currents several orders of
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationDESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM
DESIGN & IMPLEMENTATION OF SELF TIME DUMMY REPLICA TECHNIQUE IN 128X128 LOW VOLTAGE SRAM 1 Mitali Agarwal, 2 Taru Tevatia 1 Research Scholar, 2 Associate Professor 1 Department of Electronics & Communication
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationSemiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore
Semiconductor Memory: DRAM and SRAM Outline Introduction Random Access Memory (RAM) DRAM SRAM Non-volatile memory UV EPROM EEPROM Flash memory SONOS memory QD memory Introduction Slow memories Magnetic
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY A Regulated Charge Pump With Small Ripple Voltage and Fast Start-Up
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 2, FEBRUARY 2006 425 A Regulated Charge Pump With Small Ripple Voltage and Fast Start-Up Jae-Youl Lee, Member, IEEE, Sung-Eun Kim, Student Member, IEEE,
More informationUltra-high-speed Interconnect Technology for Processor Communication
Ultra-high-speed Interconnect Technology for Processor Communication Yoshiyasu Doi Samir Parikh Yuki Ogata Yoichi Koyanagi In order to improve the performance of storage systems and servers that make up
More informationECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique
ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2
More informationAn All-digital Delay-locked Loop using a Lock-in Pre-search Algorithm for High-speed DRAMs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.6, DECEMBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.6.825 ISSN(Online) 2233-4866 An All-digital Delay-locked Loop using
More informationBICMOS Technology and Fabrication
12-1 BICMOS Technology and Fabrication 12-2 Combines Bipolar and CMOS transistors in a single integrated circuit By retaining benefits of bipolar and CMOS, BiCMOS is able to achieve VLSI circuits with
More informationDesign of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator
Journal of the Korean Physical Society, Vol. 37, No. 6, December 2000, pp. 803 807 Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator Yeon Kug Moon Korea Advanced
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationFast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications
Fast-lock all-digital DLL and digitally-controlled phase shifter for DDR controller applications Duo Sheng 1a), Ching-Che Chung 2,andChen-YiLee 1 1 Department of Electronics Engineering & Institute of
More informationAn 8-Gb/s Inductorless Adaptive Passive Equalizer in µm CMOS Technology
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.12, NO.4, DECEMBER, 2012 http://dx.doi.org/10.5573/jsts.2012.12.4.405 An 8-Gb/s Inductorless Adaptive Passive Equalizer in 0.18- µm CMOS Technology
More informationSCALING power supply has become popular in lowpower
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 59, NO. 1, JANUARY 2012 55 Design of a Subthreshold-Supply Bootstrapped CMOS Inverter Based on an Active Leakage-Current Reduction Technique
More informationSOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt
Journal of Circuits, Systems, and Computers Vol. 14, No. 4 (2005) 667 684 c World Scientific Publishing Company DIGITALLY CONTROLLED CMOS BALANCED OUTPUT TRANSCONDUCTOR AND APPLICATION TO VARIABLE GAIN
More informationDelay-Locked Loop Using 4 Cell Delay Line with Extended Inverters
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz,
More informationPass Transistor and CMOS Logic Configuration based De- Multiplexers
Abstract: Pass Transistor and CMOS Logic Configuration based De- Multiplexers 1 K Rama Krishna, 2 Madanna, 1 PG Scholar VLSI System Design, Geethanajali College of Engineering and Technology, 2 HOD Dept
More informationISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8
ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering
More informationStatic Random Access Memory - SRAM Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Static Random Access Memory - SRAM Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Email:
More informationOn-Chip di/dt Detector Circuit
782 IEICE TRANS. ELECTRON., VOL.E88 C, NO.5 MAY 2005 PAPER Special Section on Microelectronic Test Structures On-Chip di/dt Detector Circuit Toru NAKURA a), Student Member, Makoto IKEDA, and Kunihiro ASADA,
More informationA CMOS UWB Transmitter for Intra/Inter-chip Wireless Communication
A CMOS UWB Transmitter for Intra/Inter-chip Wireless Communication Pran Kanai Saha, Nobuo Sasaki and Takamaro Kikkawa Research Center For Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama,
More information90% Write Power Saving SRAM Using Sense-Amplifying Memory Cell
90% Write Power Saving SRAM Using Sense-Amplifying Memory Cell Kouichi Kanda 1, Hattori Sadaaki 2, and Takayasu Sakurai 3 1 Fujitsu Laboratories Ltd. 2 KDDI corporation 3 Institute of Industrial Science,
More informationStudy of Pattern Area of Logic Circuit. with Tunneling Field-Effect Transistors
Contemporary Engineering Sciences, Vol. 6, 2013, no. 6, 273-284 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2013.3632 Study of Pattern Area of Logic Circuit with Tunneling Field-Effect
More informationSINCE the performance of personal computers (PCs) has
334 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 5, MAY 2010 Multi-Slot Main Memory System for Post DDR3 Jaejun Lee, Sungho Lee, and Sangwook Nam, Member, IEEE Abstract This
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationA wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology
A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology Ching-Che Chung 1a), Duo Sheng 2, and Sung-En Shen 1 1 Department of Computer Science & Information
More informationTHE phase-locked loop (PLL) is a very popular circuit component
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 4, APRIL 2005 941 A Background Optimization Method for PLL by Measuring Phase Jitter Performance Shiro Dosho, Member, IEEE, Naoshi Yanagisawa, and Akira
More informationDESIGN OF A LOW-VOLTAGE AND LOW DROPOUT REGULATOR WITH ASSISTANT PUSH-PULL OUTPUT STAGE CIRCUIT
DESIGN OF A LOW-VOLTAGE AND LOW DROPOUT REGULATOR WITH ASSISTANT PUSH-PULL OUTPUT STAGE CIRCUIT 1 P.Sindhu, 2 S.Hanumantha Rao 1 M.tech student, Department of ECE, Shri Vishnu Engineering College for Women,
More informationFOR contemporary memories, array structures and periphery
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 2, FEBRUARY 2005 515 A Novel High-Speed Sense Amplifier for Bi-NOR Flash Memories Chiu-Chiao Chung, Hongchin Lin, Member, IEEE, and Yen-Tai Lin Abstract
More informationTODAY S digital signal processor (DSP) and communication
592 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 4, APRIL 1997 Noise Margin Enhancement in GaAs ROM s Using Current Mode Logic J. F. López, R. Sarmiento, K. Eshraghian, and A. Núñez Abstract Two
More informationLow Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique
Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique M.Padmaja 1, N.V.Maheswara Rao 2 Post Graduate Scholar, Gayatri Vidya Parishad College of Engineering for Women, Affiliated to JNTU,
More informationDesign technique of broadband CMOS LNA for DC 11 GHz SDR
Design technique of broadband CMOS LNA for DC 11 GHz SDR Anh Tuan Phan a) and Ronan Farrell Institute of Microelectronics and Wireless Systems, National University of Ireland Maynooth, Maynooth,Co. Kildare,
More informationDesign of CMOS Phase Locked Loop
2018 IJSRST Volume 4 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology Design of CMOS Phase Locked Loop Kaviyadharshini Sivaraman PG Scholar, Department of Electrical
More informationA design of 16-bit adiabatic Microprocessor core
194 A design of 16-bit adiabatic Microprocessor core Youngjoon Shin, Hanseung Lee, Yong Moon, and Chanho Lee Abstract A 16-bit adiabatic low-power Microprocessor core is designed. The processor consists
More informationLow Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology
Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems A Design Methodology The Challenges of High Speed Digital Clock Design In high speed applications, the faster the signal moves through
More informationA new class AB folded-cascode operational amplifier
A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir
More informationEFFICIENT DRIVER DESIGN FOR AMOLED DISPLAYS
EFFICIENT DRIVER DESIGN FOR AMOLED DISPLAYS CH. Ganesh and S. Satheesh Kumar Department of SENSE (VLSI Design), VIT University, Vellore India E-Mail: chokkakulaganesh@gmail.com ABSTRACT The conventional
More informationDesign of a Capacitor-less Low Dropout Voltage Regulator
Design of a Capacitor-less Low Dropout Voltage Regulator Sheenam Ahmed 1, Isha Baokar 2, R Sakthivel 3 1 Student, M.Tech VLSI, School of Electronics Engineering, VIT University, Vellore, Tamil Nadu, India
More informationA Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip Interconnects
International Journal of Scientific and Research Publications, Volume 3, Issue 9, September 2013 1 A Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More informationRail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation
Rail-To-Rail Op-Amp Design with Negative Miller Capacitance Compensation Muhaned Zaidi, Ian Grout, Abu Khari bin A ain Abstract In this paper, a two-stage op-amp design is considered using both Miller
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationDesign of Low Power Vlsi Circuits Using Cascode Logic Style
Design of Low Power Vlsi Circuits Using Cascode Logic Style Revathi Loganathan 1, Deepika.P 2, Department of EST, 1 -Velalar College of Enginering & Technology, 2- Nandha Engineering College,Erode,Tamilnadu,India
More informationArchitecture of Computers and Parallel Systems Part 9: Digital Circuits
Architecture of Computers and Parallel Systems Part 9: Digital Circuits Ing. Petr Olivka petr.olivka@vsb.cz Department of Computer Science FEI VSB-TUO Architecture of Computers and Parallel Systems Part
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R R 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R RW 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationMethods for Reducing the Activity Switching Factor
International Journal of Engineering Research and Development e-issn: 2278-67X, p-issn: 2278-8X, www.ijerd.com Volume, Issue 3 (March 25), PP.7-25 Antony Johnson Chenginimattom, Don P John M.Tech Student,
More informationNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 77-81 International Research Publication House http://www.irphouse.com Noise Tolerance Dynamic CMOS Logic
More informationRECENTLY many successful developments of gigabit
1096 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 7, JULY 1998 A Low-Noise Folded Bit-Line Sensing Architecture for Multigigabit DRAM with Ultrahigh-Density 6F 2 Cell Jong-Shik Kim, Yu-Soo Choi,
More informationMemory Basics. historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
More information