Improved Model Generation of AMS Circuits for Formal Verification
|
|
- Rose Simon
- 5 years ago
- Views:
Transcription
1 Improved Generation of AMS Circuits for Formal Verification Dhanashree Kulkarni, Satish Batchu, Chris Myers University of Utah Abstract Recently, formal verification has had success in rigorously checking the correctness of digital designs. We have developed the LEMA tool to provide a methodology for the formal verification of analog/mixed-signal (AMS) circuits. In particular, LEMA utilizes a labeled Petri net (LPN) model to represent AMS circuit behavior. LPN models can be translated to SystemVerilog for simulation as well as analyzed directly using formal methods. This paper focuses on improvements in the generation of these abstract models from simulation data. In particular, this paper focuses on modeling transient behavior. This methodology is illustrated using a voltage controlled oscillator (VCO) example. I. INTRODUCTION Since system validation is taking up an increasing portion of the design time, it is very important to have efficient and reliable methods. Systems can be validated using either simulation or formal verification methods. Analog/mixed-signal (AMS) circuits are typically validated using only simulation methods. In simulation methods, an input sequence is applied and the output sequence is analyzed to see if it satisfies the desired behavior. As described in [6], it is possible to check these output sequences using SystemVerilog assertions (SVA). While this approach is straightforward, design errors may be missed, since not every input sequence or set of circuit parameters can be considered. Formal verification methods, on the other hand, represent the system as a state-space and verify it under all possible scenarios. While formal methods, such as equivalence checking and model checking, are beginning to be applied to AMS circuits [9], there are still numerous challenges before they can have the success that they have had for digital designs. Verification becomes even more challenging when dealing with radio-frequency (RF) circuits. Even for these circuits, though, there are some recent results [1]. The biggest challenge to AMS verification is constructing an abstract model of the circuit at the right level of abstraction. In simulation aided verification (SAV), the circuit simulation traces generated during conventional simulation-based validation are utilized to construct the abstract model. Simulation methods generate individual traces for a particular set of parameters and input sequences, hence generating abstract models from these sets of traces is comparatively easy for designers. Recently several tools have been developed that utilized this SAV methodology [2] [4], [7]. Fig. 1 shows the tool LEMA that we have developed which utilizes this SAV methodology. As explained before, the input to this tool is the simulation traces of the ciruit to be modeled. The model generator in the tool, generates two types of models for the circuit, a SystemVerilog model and a more formal model in the form of a labeled Petri net (LPN). These models can be used to check the correctness of the circuit. The tool also allows the user to provide properties in the form of LPNs. These properties can be converted into SVA and can be checked during system-level simulations. The generated LPN models are also analyzed against these properties in a model checker. In this case, the properties are checked to ensure that they hold under all variations allowed by the model. If the property fails, an error trace is generated which is then analyzed to find the possible errors in the circuit. The proposed technique can be applied for modeling and verifying AMS circuits. We have verified numerous practical circuits such as digital-to-analog converters and phase interpolators [5], [8]. Verification Property Labeled Petri Net (LPN) Checker Pass or Fail + Error Trace Generator Transistor Level Design SPICE Simulation Traces SystemVerilog Simulation Engine Assertion Pass/Fail Fig. 1: LEMA tool flow. Traditional Analog Circuit Verification RTL for Digital Components The work described here is an enhancement of the method introduced in [4]. The enhancements are inspired by the design of a voltage-controlled oscillator (VCO), a critical component
2 of a phase-locked loop (PLL) as shown in Fig. 2. A PLL includes a phase detector which compares the frequency of a reference clock with the frequency of the output clock, and it generates an error signal which is proportional to their phase difference. This signal is then filtered with a low pass filter to remove noise and high frequency changes. The output of the filter drives the VCO to set the frequency of the output clock. Namely, the VCO produces a clock signal which has a frequency that is proportional to the control voltage. This output clock is then fed back to the input producing a negative feedback loop. This VCO example inspired several improvements to our LEMA tool with the most significant being a new algorithm to isolate transient behavior of the circuit from the steady state behavior. In the VCO example, when the control voltage changes, the circuit takes some time to stabilize to the new output frequency value. During this time, the output frequency of the circuit is not fixed. This paper describes the method to find this period of instability, model it as unstable states, and generate the corresponding LPN and SystemVerilog models. The resulting model more accurately represents the behavior of the circuit. d) For each data point in the simulation trace, if there is a change in a care variable then add a transition to the place for this new region. 3) Add pseudo transitions. 4) Build an LPN to generate the stable variable. 5) Generate SystemVerilog model. This model generation process is illustrated using the VCO example. In order to generate a model, several simulation traces must first be generated for various values of the ctl signal. Fig. 3 shows one such simulation waveform for a ctl signal value of 2V which results in a specific output frequency after an initial transient. In order to generate LPN models, these waveforms are split into regions which in turn are represented as places in the generated LPN model. For example, in Fig. 3, the output has two values, 0V and 5V, so it is represented using two regions. The ctl signal is assigned one region for each ctl value considered. In this example, three simulation traces are used, produced using three different ctl values: 2V, 3V, and 4V. Reference Clock Phase Detector Error Signal Loop Filter Control Voltage VCO Output Clock Fig. 2: Block diagram for a phase-locked loop. II. MODEL GENERATION The models generated in LEMA are in the form of LPNs, a mathematical modeling language. Petri nets describe a system using a graph that consists of places, transitions, and directed arcs which connect the places to the transitions. The places represent the states of the system, and the transitions indicate how the system can change stater. The places in an LPN contain tokens. A place that has a token is said to be marked. The transitions in our LPN models are labeled with an enabling condition, a delay assignment, and a set of variable assignments. A transition is enabled when its input places are marked and its enabling condition evaluates to true. An enabled transition fires after the delay specified in its delay assignment. The firing of a transition results in the variable assignments, and it removes the tokens from its input places and places tokens in its output places. More details about these semantics are given in [5], [8], for example. LEMA includes a model generation procedure that translates simulation data into an LPN model. The steps of this procedure are given below: 1) Add initially marked place, p0, to the LPN model. 2) For each simmulation trace: a) Make region assignments for all the variables. b) Add stable variable to the simulation trace. c) Add transition between p0 and a place for the initial region in the trace. Fig. 3: A simulation trace for a VCO. The model generation process begins by adding an initially marked place, p0, to the LPN shown in Fig. 4. At this point, each trace is dealt with individually. For each data point within an individual trace, each variable is assigned to a region depending upon the value of the variable at that particular data point. Next, the stable variable is added to the simulation trace as described in detail in the next section. Then, a transition, t0, to the initial region, p1, is added. In the initial region, the stable variable is low due to the initial transient, and the output is also low. Therefore, t0 has an enabling condition that checks that stable is low (i.e., not greater than 0.5), and it sets out to a low value (i.e., a random value between 0 and 0.2V). At this point, the model generation process continues by examining each data point in the simulation trace one at a time. Whenever the region assignment changes for an important variable, known as a care variable, a transition is added from the current place to a new place that represents the region that is entered at this point in the trace. In this example, the care variables are stable and out. The first change in a care variable in the trace shown in Fig. 3 is that out goes to a high value. To represent this change, the place, p2, is added which
3 p0 t0 p1 t1 [( (ctl 2.5)) ((ctl 2.5) & (ctl 3.5)) (ctl 3.5) 1.9] p2 t2 [( (ctl 2.5)) uniform(1.3, 10.9)+ ((ctl 2.5) & (ctl 3.5)) uniform(1.1, 10.7)+ (ctl 3.5) uniform(1.1, 10.7)] t3 [( (ctl 2.5)) uniform(1.7, 2)+ ((ctl 2.5) & (ctl 3.5)) uniform(1.5, 1.7)+ (ctl 3.5) uniform(1.3, 1.5)] pt6 pt4 p0 p3 t4 p4 t5 [( (ctl 2.5)) 1.5+ ((ctl 2.5) & (ctl 3.5)) 1.3+ t6 [( (ctl 2.5)) 2+ ((ctl 2.5) & (ctl 3.5)) 1.5+ pt7 pt5 (ctl 3.5) 1.2] (ctl 3.5) 1.3] p0 p5 Fig. 4: Generated LPN model for a VCO with a stable variable added to account for transient behavior.
4 represents that stable is low and out is high. A transition, t1, is added between p1 and p2, and it sets out to a high value (i.e., a random value between 4.9 and 5V). Also, the delay is calculated from the beginning of the trace to a time at which out goes high which is found to be 1.9ns. This delay, however, is a function of the control signal value, so the delay is expressed using a function of the form: (ctl 2.5) 1.9. This process continues for each change in a care variable. The next change is that out goes low again, and transition, t2, is added to a new place, p3, which represents the region where stable and out are both low. As can be seen in the waveform, the delay of this transition is quite long, 10.9ns. When out goes high again, transition, t3 is added to the existing place, p2. As can be seen in the waveform, the next low going transition of out has a substantially shorter delay, so the delay on t2 is adjusted to be the range 1.3 to 10.9ns. This represents the significant uncertainty during the transient period. At some point, the stable variable goes high simultaneously with a change in a care variable. In this case, stable goes high as out goes high which results in transition, t4, being created from place p3 to a new place p4 which represents the region where both stable and out are high. At this point, the circuit has stabilized, so as the process continues to add transitions t5 and t6 which have very tight delay bounds. This process is repeated for each of the simulation traces. In this example, the analysis of the traces for ctl of 3V and 4V results in the exact same structure of the LPN. The only difference is the delays on transitions t2, t3, t5, and t6 are changed to indicate the change in frequency that results. An LPN model generated in this way only represents the circuit behavior for the input sequences which are present in the simulation traces used for generating the model. This model can potentially show unusual behavior when it is subjected to a different input sequence. To address this problem, our method inserts pseudo-transitions between the regions to allow for movement between regions not found in the simulation traces. Pseudo-transitions are labeled pt# in Fig. 4. For example, pt4 and pt6 are added to represent the possibility of the circuit stabilizing or destabilizing while out is high. The next step of the process is to create an LPN to represent the generation of the stable variable which is not an actual circuit variable, but only an artificial variable added to model transients. This LPN is generated using the same LPN generation process as above (skipping, of course, the step to add the stable variable). For this LPN, the ctl signal is selected as a care variable, and stable is an output variable. The resulting LPN for the VCO is shown in Fig. 5. III. ADDING THE STABLE VARIABLE In the VCO example, the control voltage sets the output frequency. When the control voltage changes, though, the frequency does not change immediately. In order to address this transient behavior, our method uses the notion of control inputs. Control inputs are those which when triggered cause the circuit to show a transient behavior that is different from the steady-state behavior for a finite time duration. The set of control inputs to a circuit are assumed to be specified by t25 pt3 pt1 p13 t28 [87.4] p10 t30 p11 pt4 pt5 t26 [97] pt0 p12 t27 [95.7] pt2 Fig. 5: LPN to generate the stable variable. t29 the designer. Transient behavior is isolated from the steadystate behavior of the model by adding a unique Boolean state variable, stable. The value of this stable variable at each time point in the simulation data is determined depending on whether the circuit is displaying transient behavior or steadystate behavior at that point. The tolerance with which this behavior has to be captured is specified by a user controlled parameter. This parameter defines the amount of variation allowed in the steady state of the circuit output. The value of stable is 0 when the system is in the transient state and 1 when the system is in the steady state. Thus, the state variable, stable, serves the purpose of isolating the transient behavior from the steady-state behavior observed in the simulations. The transient behavior in an LPN is displayed in the form of wider ranges of delay assignments, value assignments, or rate assignments on the transitions as compared to those in the steady-state (see transitions t2 and t5 in Fig. 4, for example). The stable variable is added to a simulation trace using the steps shown below: 1) Start at the beginnning of the simulation trace (i = 0). 2) Starting with i+1, search for the next change in a control input or the end of the trace, set this position to j. 3) Starting at j 1, search backwards for changes in the output value, and at each change, record the duration it took for switching from one output value to another. 4) Check that these durations are the same as the previous duration within some tolerance. 5) If it is not within the tolerance, then mark this point k. 6) Mark all data points between i and k 1 as unstable and from k to j 1 as stable. 7) Set i to j 1. 8) If i is not the end of the trace, go back to step 2.
5 The algorithm above can be explained with the help of Fig. 3. In this example, the only control input is ctl. Since this trace does not include any changes in ctl, j is set to the end of the trace. This process then searches backwards starting at the end of the trace. During this search, the delay between each output change is recorded. In this example, there are two output values, 0 and 5V, and hence two regions. The durations of change in outputs are compared and checked until they are no longer within the predefined tolerance value. For this waveform, this condition is not fulfilled until the long transient at the beginning of the waveform is encountered. At this point, stable is set to 0 for all data points up to the end of this transient. At that position, all subsequent data points are marked with stable being 1. As described in the previous section, this stable variable results in an LPN model that has been separated into a portion that models transient behavior and another that models the steady-state behavior. These are represented as the two loops in Fig. 4. Another outcome is the duration of the transient is recorded in the LPN to produce the stable variable shown in transitions t26, t27, and t28 in Fig. 5. This LPN waits for a change in the control input, ctl, and it sets stable to low and changes to the appropriate place that models the response to this change. This LPN then sets stable to high after waiting for an appropriate transient delay, and stable stays high until there is another change in ctl. One more thing which should be noted is that although this LPN is generated by simulation traces that never change ctl, the addition of pseudo-transitions allows for it to also represent transients as ctl changes dynamically. IV. SYSTEMVERLIOG GENERATION In addition to formal verification, our method can also produce a SystemVerilog model that can be used in systemlevel simulations. SystemVerilog is chosen instead of an AMS modeling language as it results in a more efficient model for simulation, and it is often sufficiently accurate for such simulations. A generic approach is used to translate the generated LPNs to SystemVerilog models. As an example, the code generated for the transition t0 from the LPN shown in Fig. 4 is given below: assign #(delay( t 0,0,0)) t 0 = p 0 &&(!(stable>=0.5)); t 0 ) begin p 0 <= 0; p 1 <= 1; out <= uniform(0,0.2); end these generated models on a variety of examples. We are especially interested in models of circuits which include a mixture of digital and analog components and more complex circuits like a complete phase locked loop. ACKNOWLEDGEMENTS The authors would like to thank Chandra Kashyap, Chirayu Amin, and others at Intel s Strategic CAD Labs for help with the example and numerous insightful discussions. This work is supported by the National Science Foundation under Grant CCF , SRC Contract 2008-TJ-1851, and by Intel Corporation. REFERENCES [1] H. Chang and K. Kundert. Verification of complex analog integrated circuits. In The Proceedings of the IEEE, [2] T.R. Dastidar and P. P. Chakrabarti. A verification system for transient response of analog circuits. ACM Trans. Des. Autom. Electron. Syst., 12(3):1 39, [3] G. E. Fainekos, A. Girard, and G. J. Pappas. Temporal logic verification using simulation. In Eugene Asarin and Patricia Bouyer, editors, Formal ling and Analysis of Timed Systems (FORMATS), volume 4202 of Lecture Notes in Computer Science, pages Springer-Verlag, [4] S. Little, D. Walter, K. Jones, C. Myers, and A. Sen. Analog/mixed-signal circuit verification using models generated from simulation traces. The Int. Jour. of Foundations of Computer Science, 21(2): , [5] S. Little, D. Walter, C. Myers, R. Thacker, S. Batchu, and T. Yoneda. Verification of analog/mixed-signal circuits using labeled hybrid petri nets. IEEE Transactions on Computer-Aided Design, 30(4): , [6] Rajdeep Mukhopadhyay, S K Panda, Pallab Dasgupta, and John Gough. Instrumenting AMS assertion verification on commercial platforms. In ACM Transactions on Design Automation of Electronic Systems, [7] D. Nickovic and O. Maler. AMT: A property-based monitoring tool for analog systems. In Formal ling and Analysis of Timed Systems (FORMATS), [8] D. Walter, S. Little, C. Myers, N. Seegmiller, and T. Yoneda. Verification of analog/mixed-signal circuits using symbolic methods. IEEE Transactions on Computer-Aided Design, 27(12): , [9] M. H. Zaki, S. Tahar, and G. Bois. Formal verification of analog and mixed signal designs: A survey. Microelectronics Journal, 39(12): , V. CONCLUSION The method described in this paper has been incorporated in our AMS verification tool, LEMA, and it has been applied to several examples. Our preliminary results indicate that the separation of transient and steady state behavior results in a more accurate circuit model. The SystemVerilog model of the VCO generated using this method has been simulated producing reasonable results for high-level simulation. In the future, we plan to further explore the formal verification of
CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationINF3430 Clock and Synchronization
INF3430 Clock and Synchronization P.P.Chu Using VHDL Chapter 16.1-6 INF 3430 - H12 : Chapter 16.1-6 1 Outline 1. Why synchronous? 2. Clock distribution network and skew 3. Multiple-clock system 4. Meta-stability
More informationAC LAB ECE-D ecestudy.wordpress.com
PART B EXPERIMENT NO: 1 AIM: PULSE AMPLITUDE MODULATION (PAM) & DEMODULATION DATE: To study Pulse Amplitude modulation and demodulation process with relevant waveforms. APPARATUS: 1. Pulse amplitude modulation
More informationCOMPARISON OF TUNING METHODS OF PID CONTROLLER USING VARIOUS TUNING TECHNIQUES WITH GENETIC ALGORITHM
JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY Journal of Electrical Engineering & Technology (JEET) (JEET) ISSN 2347-422X (Print), ISSN JEET I A E M E ISSN 2347-422X (Print) ISSN 2347-4238 (Online) Volume
More informationA Tool for the Synthesis of Asynchronous Speed- Independent Circuits
A Tool for the Synthesis of Asynchronous Speed- Independent Circuits Ondrej Gallo, Tomáš Nečas, Fedor Lehocki Faculty of Electrical Engineering and Information Technology, Slovak University of Technology,
More informationA Low Power Digitally Controlled Oscillator Using 0.18um Technology
A Low Power Digitally Controlled Oscillator Using 0.18um Technology R. C. Gurjar 1, Rupali Jarwal 2, Ulka Khire 3 1, 2,3 Microelectronics and VLSI Design, Electronics & Instrumentation Engineering department,
More informationAnalysis of phase Locked Loop using Ring Voltage Controlled Oscillator
Analysis of phase Locked Loop using Ring Voltage Controlled Oscillator Abhishek Mishra Department of electronics &communication, suresh gyan vihar university Mahal jagatpura, jaipur (raj.), india Abstract-There
More informationFORMAL MODELING AND VERIFICATION OF MULTI-AGENTS SYSTEM USING WELL- FORMED NETS
FORMAL MODELING AND VERIFICATION OF MULTI-AGENTS SYSTEM USING WELL- FORMED NETS Meriem Taibi 1 and Malika Ioualalen 1 1 LSI - USTHB - BP 32, El-Alia, Bab-Ezzouar, 16111 - Alger, Algerie taibi,ioualalen@lsi-usthb.dz
More informationIntegrating Circuit Analyses for Assertion-based Verification of Programmable AMS Circuits
Integrating Circuit Analyses for Assertion-based Verification of Programmable AMS Circuits Dogan Ulus Dept. of Electrical & Electronics Eng. Bogazici University Istanbul, Turkey Email: dogan.ulus@boun.edu.tr
More informationAnalog Simulation Meets Digital Verification A Formal Assertion Approach for Mixed-Signal Verification
Analog Simulation Meets Digital Verification A Formal Assertion Approach for Mixed-Signal Verification Alexander Jesser, Lars Hedrich Stefan Laemmermann, Roland Weiss, Juergen Ruf, Thomas Kropf, Alexander
More informationLecture 10. Lab next week: Agenda: Control design fundamentals. Proportional Control Proportional-Integral Control
264 Lab next week: Lecture 10 Lab 17: Proportional Control Lab 18: Proportional-Integral Control (1/2) Agenda: Control design fundamentals Objectives (Tracking, disturbance/noise rejection, robustness)
More informationDatorstödd Elektronikkonstruktion
Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80
More informationPhase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
5th International Conference on Computer Sciences and Automation Engineering (ICCSAE 2015) Phase interpolation technique based on high-speed SERDES chip CDR Meidong Lin, Zhiping Wen, Lei Chen, Xuewu Li
More informationUsing Digital Verification Techniques on Mixed-Signal SoCs with CustomSim and VCS
White Paper Using igital Verification Techniques on Mixed-Signal SoCs with CustomSim and VCS March 2011 Authors raeme Nunn Calvatec Fabien elguste Adiel Khan Abhisek Verma Bradley eden Synopsys Abstract
More information(12) Patent Application Publication (10) Pub. No.: US 2003/ A1
US 20030042949A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2003/0042949 A1 Si (43) Pub. Date: Mar. 6, 2003 (54) CURRENT-STEERING CHARGE PUMP Related U.S. Application Data
More informationMDLL & Slave Delay Line performance analysis using novel delay modeling
MDLL & Slave Delay Line performance analysis using novel delay modeling Abhijith Kashyap, Avinash S and Kalpesh Shah Backplane IP division, Texas Instruments, Bangalore, India E-mail : abhijith.r.kashyap@ti.com
More informationAnalysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition
Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition P. K. Rout, B. P. Panda, D. P. Acharya and G. Panda 1 Department of Electronics and Communication Engineering, School of Electrical
More informationMODELING AND ANALYSIS OF IMPEDANCE NETWORK VOLTAGE SOURCE CONVERTER FED TO INDUSTRIAL DRIVES
Int. J. Engg. Res. & Sci. & Tech. 2015 xxxxxxxxxxxxxxxxxxxxxxxx, 2015 Research Paper MODELING AND ANALYSIS OF IMPEDANCE NETWORK VOLTAGE SOURCE CONVERTER FED TO INDUSTRIAL DRIVES N Lakshmipriya 1* and L
More informationComputer Aided Design of Electronics
Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems
More informationUSE OF WHITE NOISE IN TRACE/PARCS ANALYSIS OF ATWS WITH INSTABILITY
USE OF WHITE NOISE IN TRACE/PARCS ANALYSIS OF ATWS WITH INSTABILITY T. Zaki and P. Yarsky Nuclear Regulatory Commission Office of Nuclear Regulatory Research U.S. Nuclear Regulatory Commission, MS CSB-3A07M,
More informationBEHAVIORAL MODEL EQUIVALENCE CHECKING FOR LARGE ANALOG MIXED SIGNAL SYSTEMS. A Thesis AMANDEEP SINGH
BEHAVIORAL MODEL EQUIVALENCE CHECKING FOR LARGE ANALOG MIXED SIGNAL SYSTEMS A Thesis by AMANDEEP SINGH Submitted to the Office of Graduate Studies of Texas A&M University in partial fulfillment of the
More informationA New Control Method for the Power Interface in Power Hardware-in-the-Loop Simulation to Compensate for the Time Delay.
A New Control Method for the Power Interface in Power Hardware-in-the-Loop Simulation to Compensate for the Time Delay. E. Guillo-Sansano efren.guillosansano@strath.ac.uk A.J. Roscoe andrew.j.roscoe@strath.ac.uk
More informationDigital Transceiver using H-Ternary Line Coding Technique
Digital Transceiver using H-Ternary Line Coding Technique Abstract In this paper Digital Transceiver using Hybrid Ternary Technique gives the details about digital transmitter and receiver with the design
More informationthe gamedesigninitiative at cornell university Lecture 4 Game Grammars
Lecture 4 Sources for Today s Talk Raph Koster (one of original proponents) Theory of Fun, 10 Years Later (GDCOnline 2012) http://raphkoster.com Ernest Adams and Joris Dormans Game Mechanics: Advanced
More informationAn Investigation into the Effects of Sampling on the Loop Response and Phase Noise in Phase Locked Loops
An Investigation into the Effects of Sampling on the Loop Response and Phase oise in Phase Locked Loops Peter Beeson LA Techniques, Unit 5 Chancerygate Business Centre, Surbiton, Surrey Abstract. The majority
More informationCHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC
94 CHAPTER 6 DIGITAL CIRCUIT DESIGN USING SINGLE ELECTRON TRANSISTOR LOGIC 6.1 INTRODUCTION The semiconductor digital circuits began with the Resistor Diode Logic (RDL) which was smaller in size, faster
More informationDelay-Locked Loop Using 4 Cell Delay Line with Extended Inverters
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz,
More informationTips for making accurate rise / fall time measurements for radar signals
Tips for making accurate rise / fall time measurements for radar signals Abstract: Output power measurement is one of the basic measurements for a radar system as it determines the performance, range and
More informationThis chapter discusses the design issues related to the CDR architectures. The
Chapter 2 Clock and Data Recovery Architectures 2.1 Principle of Operation This chapter discusses the design issues related to the CDR architectures. The bang-bang CDR architectures have recently found
More informationTIME encoding of a band-limited function,,
672 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 8, AUGUST 2006 Time Encoding Machines With Multiplicative Coupling, Feedforward, and Feedback Aurel A. Lazar, Fellow, IEEE
More informationAMS Verification for High Reliability and Safety Critical Applications by Martin Vlach, Mentor Graphics
AMS Verification for High Reliability and Safety Critical Applications by Martin Vlach, Mentor Graphics Today, very high expectations are placed on electronic systems in terms of functional safety and
More informationOscillation Ring Test Using Modified State Register Cell For Synchronous Sequential Circuit
I J C T A, 9(15), 2016, pp. 7465-7470 International Science Press Oscillation Ring Test Using Modified State Register Cell For Synchronous Sequential Circuit B. Gobinath* and B. Viswanathan** ABSTRACT
More informationExperimental Results for Low-Jitter Wide-Band Dual Cascaded Phase Locked Loop System
, October 0-, 010, San Francisco, USA Experimental Results for Low-Jitter Wide-Band Dual Cascaded Phase Locked Loop System Ahmed Telba and Syed Manzoor Qasim, Member, IAENG Abstract Jitter is a matter
More informationPhase Locked Loop using VLSI Technology for Wireless Communication
Phase Locked Loop using VLSI Technology for Wireless Communication Tarde Chaitali Chandrakant 1, Prof. V.P.Bhope 2 1 PG Student, Department of Electronics and telecommunication Engineering, G.H.Raisoni
More informationSudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal
International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta
More informationFunctional Integration of Parallel Counters Based on Quantum-Effect Devices
Proceedings of the th IMACS World Congress (ol. ), Berlin, August 997, Special Session on Computer Arithmetic, pp. 7-78 Functional Integration of Parallel Counters Based on Quantum-Effect Devices Christian
More informationToday s wireless. Best Practices for Making Accurate WiMAX Channel- Power Measurements. WiMAX MEASUREMENTS. fundamental information
From August 2008 High Frequency Electronics Copyright Summit Technical Media, LLC Best Practices for Making Accurate WiMAX Channel- Power Measurements By David Huynh and Bob Nelson Agilent Technologies
More informationAppendix. RF Transient Simulator. Page 1
Appendix RF Transient Simulator Page 1 RF Transient/Convolution Simulation This simulator can be used to solve problems associated with circuit simulation, when the signal and waveforms involved are modulated
More informationPetri net models of metastable operations in latch circuits
. Abstract Petri net models of metastable operations in latch circuits F. Xia *, I.G. Clark, A.V. Yakovlev * and A.C. Davies Data communications between concurrent processes often employ shared latch circuitry
More informationDefining Process Performance Indicators by Using Templates and Patterns
Defining Process Performance Indicators by Using Templates and Patterns Adela del Río Ortega, Manuel Resinas, Amador Durán, and Antonio Ruiz Cortés Universidad de Sevilla, Spain {adeladelrio,resinas,amador,aruiz}@us.es
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationGlossary of terms. Short explanation
Glossary Concept Module. Video Short explanation Abstraction 2.4 Capturing the essence of the behavior of interest (getting a model or representation) Action in the control Derivative 4.2 The control signal
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationExercise 2: FM Detection With a PLL
Phase-Locked Loop Analog Communications Exercise 2: FM Detection With a PLL EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain how the phase detector s input frequencies
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More informationEC O4 403 DIGITAL ELECTRONICS
EC O4 403 DIGITAL ELECTRONICS Asynchronous Sequential Circuits - II 6/3/2010 P. Suresh Nair AMIE, ME(AE), (PhD) AP & Head, ECE Department DEPT. OF ELECTONICS AND COMMUNICATION MEA ENGINEERING COLLEGE Page2
More informationSoftware-Centric and Interaction-Oriented System-on-Chip Verification
THE UNIVERSITY OF ADELAIDE Software-Centric and Interaction-Oriented System-on-Chip Verification by Xiao Xi Xu B.E. (Automatic Control) Shanghai Jiao Tong University, China, 1996 A thesis submitted for
More informationAnalysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop
Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop J. Handique, Member, IAENG and T. Bezboruah, Member, IAENG 1 Abstract We analyzed the phase noise of a 1.1 GHz phaselocked loop system for
More informationPhase Locked Loop Design for Fast Phase and Frequency Acquisition
Phase Locked Loop Design for Fast Phase and Frequency Acquisition S.Anjaneyulu 1,J.Sreepavani 2,K.Pramidapadma 3,N.Varalakshmi 4,S.Triven 5 Lecturer,Dept.of ECE,SKU College of Engg. & Tech.,Ananthapuramu
More informationFunctional Verification of CSI-2 Rx-PHY using AMS Co-simulations
Functional Verification of CSI-2 Rx-PHY using AMS Co-simulations Ratheesh Mekkadan, Advanced Micro Devices, Inc., Bangalore, India (ratheesh.mekkadan@amd.com) Abstract The physical layer of the MIPI-camera
More informationMODELING THE PHASE STEP RESPONSE OF BANG-BANG DIGITAL PLLS
MODELING THE PHASE STEP RESPONSE OF BANG-BANG DIGITAL PLLS Moataz Abdelfattah Supervised by: AUC Prof. Yehea Ismail Dr. Maged Ghoniema Intel Dr. Mohamed Abdel-moneum (Industry Mentor) Outline Introduction
More informationEXPERIMENT 2: Frequency Shift Keying (FSK)
EXPERIMENT 2: Frequency Shift Keying (FSK) 1) OBJECTIVE Generation and demodulation of a frequency shift keyed (FSK) signal 2) PRELIMINARY DISCUSSION In FSK, the frequency of a carrier signal is modified
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand
More informationAvailable online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 64 ( 2013 ) 377 384 International Conference On DESIGN AND MANUFACTURING, IConDM 2013 A Novel Phase Frequency Detector for a
More informationMultiple Reference Clock Generator
A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator
More informationLaboratory experiments and reports
LABORATORY INSTRUCTION MANUAL Page 1 of 8 Laboratory experiments and reports Summary This document describes how to carry out experimental exercises, and how to prepare the lab reports for the Electronic
More informationAndrea Zanchettin Automatic Control 1 AUTOMATIC CONTROL. Andrea M. Zanchettin, PhD Winter Semester, Linear control systems design Part 1
Andrea Zanchettin Automatic Control 1 AUTOMATIC CONTROL Andrea M. Zanchettin, PhD Winter Semester, 2018 Linear control systems design Part 1 Andrea Zanchettin Automatic Control 2 Step responses Assume
More informationA VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping
A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters.
More informationDesign Of PID Controller In Automatic Voltage Regulator (AVR) System Using PSO Technique
Design Of PID Controller In Automatic Voltage Regulator (AVR) System Using PSO Technique Vivek Kumar Bhatt 1, Dr. Sandeep Bhongade 2 1,2 Department of Electrical Engineering, S. G. S. Institute of Technology
More informationCHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER
87 CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 4.1 INTRODUCTION The Field Programmable Gate Array (FPGA) is a high performance data processing general
More informationA Flying-Adder Architecture of Frequency and Phase Synthesis With Scalability
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 10, NO. 5, OCTOBER 2002 637 A Flying-Adder Architecture of Frequency and Phase Synthesis With Scalability Liming Xiu, Member, IEEE,
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationDesign and Performance of a Phase Angle Control Method Based on Digital Phase-locked Loop
2016 2 nd International Conference on Energy, Materials and Manufacturing Engineering (EMME 2016) ISBN: 978-1-60595-441-7 Design and Performance of a Phase Angle Control Method Based on Digital Phase-locked
More informationC-7: Nonlinear Oscillator
C-7: Nonlinear Oscillator The purpose of this experiment is to discover the properties of a nonlinear circuit which closely approximates a driven pendulum. The references are: 1) "Chaotic States and Routes
More informationChecking Heterogeneous Signal Characteristics Applying Assertion-Based Verification
Checking Heterogeneous Signal Characteristics Applying Assertion-Based Verification Stefan Lämmermann, Alexander Jesser, Martin Rathgeber, Jürgen Ruf, Lars Hedrich, Thomas Kropf, Wolfgang Rosenstiel University
More informationKeywords- Fuzzy Logic, Fuzzy Variables, Traffic Control, Membership Functions and Fuzzy Rule Base.
Volume 6, Issue 12, December 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Fuzzy Logic
More informationRearrangement task realization by multiple mobile robots with efficient calculation of task constraints
2007 IEEE International Conference on Robotics and Automation Roma, Italy, 10-14 April 2007 WeA1.2 Rearrangement task realization by multiple mobile robots with efficient calculation of task constraints
More informationUsing ATACS for Verification of Hazard-Freedom of Phased Logic Wrappers
Using ATACS for Verification of Hazard-Freedom of Phased Logic Wrappers Michael Boyer Advisor: Cherrice Traver Union College Summer 2004 Table of Contents 1. Phased Logic... 2 2. Wrappers... 3 3. ATACS...
More informationPLL Building Blocks. Presented by: Dean Banerjee, Wireless Applications Engineer
PLL Building Blocks Presented by: Dean Banerjee, Wireless Applications Engineer Phased-Locked Loop Building Blocks Basic PLL Operation VCO Dividers R Counter Divider Relation to Crystal Reference Frequency
More informationA Low Power VLSI Design of an All Digital Phase Locked Loop
A Low Power VLSI Design of an All Digital Phase Locked Loop Nakkina Vydehi 1, A. S. Srinivasa Rao 2 1 M. Tech, VLSI Design, Department of ECE, 2 M.Tech, Ph.D, Professor, Department of ECE, 1,2 Aditya Institute
More informationA Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell
A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell Devi Singh Baghel 1, R.C. Gurjar 2 M.Tech Student, Department of Electronics and Instrumentation, Shri G.S. Institute of
More informationA COHERENT DIGITAL DEMODULATOR FOR MINIMUM SHIFT KEY AND RELATED MODULATION SCHEMES
Philips J. Res. 39, 1-10, 1984 R 1077 A COHERENT DIGITAL DEMODULATOR FOR MINIMUM SHIFT KEY AND RELATED MODULATION SCHEMES by R. J. MURRAY Philips Research Laboratories, and R. W. GIBSON RedhilI, Surrey,
More informationINF4420 Phase locked loops
INF4420 Phase locked loops Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline "Linear" PLLs Linear analysis (phase domain) Charge pump PLLs Delay locked loops (DLLs) Applications Introduction
More informationLow Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique
Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique M.Padmaja 1, N.V.Maheswara Rao 2 Post Graduate Scholar, Gayatri Vidya Parishad College of Engineering for Women, Affiliated to JNTU,
More informationISSN:
507 CMOS Digital-Phase-Locked-Loop for 1 Gbit/s Clock Recovery Circuit KULDEEP THINGBAIJAM 1, CHIRAG SHARMA 2 1 Department of E&CE, Nitte Meenaskhi Institute of Technology, Yelahanka, Bangalore-560064,
More informationLab 2: Common Base Common Collector Design Exercise
CSUS EEE 109 Lab - Section 01 Lab 2: Common Base Common Collector Design Exercise Author: Bogdan Pishtoy / Lab Partner: Roman Vermenchuk Lab Report due March 26 th Lab Instructor: Dr. Kevin Geoghegan 2016-03-25
More informationISSN:
High Frequency Power Optimized Ring Voltage Controlled Oscillator for 65nm CMOS Technology NEHA K.MENDHE 1, M. N. THAKARE 2, G. D. KORDE 3 Department of EXTC, B.D.C.O.E, Sevagram, India, nehakmendhe02@gmail.com
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More informationLecture 8. Jaeha Kim. Seoul National University
Lecture 8. Introduction to RF Simulation Jaeha Kim Mixed-Signal IC and System Group (MICS) Seoul National University jaeha@ieee.org 1 Overview Readings: K. Kundert, Introduction to RF Simulation and Its
More informationAnalysis and Reduction of On-Chip Inductance Effects in Power Supply Grids
Analysis and Reduction of On-Chip Inductance Effects in Power Supply Grids Woo Hyung Lee Sanjay Pant David Blaauw Department of Electrical Engineering and Computer Science {leewh, spant, blaauw}@umich.edu
More informationA Smart Building as a Cyber Physical System
International Journal of Applied Mathematics, Electronics and Computers Advanced Technology and Science ISSN: 2147-82282147-6799 http://ijamec.atscience.org Original Research Paper A Smart Building as
More informationI hope you have completed Part 2 of the Experiment and is ready for Part 3.
I hope you have completed Part 2 of the Experiment and is ready for Part 3. In part 3, you are going to use the FPGA to interface with the external world through a DAC and a ADC on the add-on card. You
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More information-binary sensors and actuators (such as an on/off controller) are generally more reliable and less expensive
Process controls are necessary for designing safe and productive plants. A variety of process controls are used to manipulate processes, however the most simple and often most effective is the PID controller.
More informationAppendix. Harmonic Balance Simulator. Page 1
Appendix Harmonic Balance Simulator Page 1 Harmonic Balance for Large Signal AC and S-parameter Simulation Harmonic Balance is a frequency domain analysis technique for simulating distortion in nonlinear
More informationVerification and Validation for Safety in Robots Kerstin Eder
Verification and Validation for Safety in Robots Kerstin Eder Design Automation and Verification Trustworthy Systems Laboratory Verification and Validation for Safety in Robots, Bristol Robotics Laboratory
More informationDepartment of Electronics & Telecommunication Engg. LAB MANUAL. B.Tech V Semester [ ] (Branch: ETE)
Department of Electronics & Telecommunication Engg. LAB MANUAL SUBJECT:-DIGITAL COMMUNICATION SYSTEM [BTEC-501] B.Tech V Semester [2013-14] (Branch: ETE) KCT COLLEGE OF ENGG & TECH., FATEHGARH PUNJAB TECHNICAL
More informationDerivation of an Asynchronous Counter
Derivation of an Asynchronous Counter with 105ps/bit load time and early completion in 90nm CMOS Adam Megacz July 17, 2009 Abstract This draft memo describes the process by which I methodically derived
More informationThe role of testing in verification and certification Kerstin Eder
The role of testing in verification and certification Kerstin Eder Design Automation and Verification, Microelectronics [and Trustworthy Systems Laboratory] Verification and Validation for Safety in Robots,
More informationExperiment No. 3 Pre-Lab Phase Locked Loops and Frequency Modulation
Experiment No. 3 Pre-Lab Phase Locked Loops and Frequency Modulation The Pre-Labs are informational and although they follow the procedures in the experiment, they are to be completed outside of the laboratory.
More information9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements
9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements In consumer wireless, military communications, or radar, you face an ongoing bandwidth crunch in a spectrum that
More informationLecture 7: Components of Phase Locked Loop (PLL)
Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,
More informationQuesta ADMS. Analog-Digital Mixed-Signal Simulator. Mixed-Signal Simulator for Modern Design. A Flexible Mixed-Signal Strategy
Analog-Digital Mixed-Signal Simulator Questa ADMS Analog/Mixed-Signal Verification D A T A S H E E T FEATURES AND BENEFITS: Questa ADMS is the de facto industry standard for the creation and verification
More informationA Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip Interconnects
International Journal of Scientific and Research Publications, Volume 3, Issue 9, September 2013 1 A Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip
More informationApproximating Complex Arithmetic Circuits with Formal Error Guarantees: 32-bit Multipliers Accomplished
Approximating Complex Arithmetic Circuits with Formal Error Guarantees: 32-bit Multipliers Accomplished Milan Češka, Jiří Matyáš, Vojtěch Mrázek, Lukáš Sekanina, Zdeněk Vašíček, Tomáš Vojnar Faculty of
More informationbus waveforms transport delta and simulation
bus waveforms transport delta and simulation Time Modelling and Data Flow Descriptions Modeling time in VHDL Different models of time delay Specify timing requirement Data flow descriptions Signal resolution
More informationComparative Analysis Between Fuzzy and PID Control for Load Frequency Controlled Power
This work by IJARBEST is licensed under a Creative Commons Attribution 4.0 International License. Available at https://www.ij arbest.com Comparative Analysis Between Fuzzy and PID Control for Load Frequency
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationDesigning of Charge Pump for Fast-Locking and Low-Power PLL
Designing of Charge Pump for Fast-Locking and Low-Power PLL Swati Kasht, Sanjay Jaiswal, Dheeraj Jain, Kumkum Verma, Arushi Somani Abstract The specific property of fast locking of PLL is required in many
More informationA Colored Petri Net Model of Simulation for Performance Evaluation for IEEE based Network
A Colored Petri Net Model of Simulation for Performance Evaluation for IEEE 802.22 based Network Eduardo M. Vasconcelos 1 and Kelvin L. Dias 2 1 Federal Institute of Education, Science and Technology of
More information