Digital Signal Processors principles, use & application to PS systems.
|
|
- Claude Berry
- 5 years ago
- Views:
Transcription
1 Digital Signal Processors principles, use & application to PS systems. Maria Elena Angoletta PS Seminar, 30 May 2002
2 TOPICS 1. Overview & history 2. Current scenery 3. Features 4. DSP choice criteria 5. Development environment 6. Current applications at PS - outline 7. Evolution at PS - hints 8. Conclusions M. E. Angoletta - DSPs principles, use & application to PS systems 2 / 25
3 Overview What is a Digital Signal Processor? A µ-processor for DSP-ing applications. Fast data processing. Predictable behavior. Re-programmable. DSPs commonly found in: Comms. (mobile handsets, wireless devices / Internet, GPS). Multimedia (printing, audio/speech/video/image processing). Control & data acquisition (biomedical, motor/process control). M. E. Angoletta - DSPs principles, use & application to PS systems 3 / 25
4 Overview CERN Overview CERN CERN-made DSP boards - Cost cutting. - Specific application needs. Ex: power supplies, experiments. COTS boards - Fewer modules needed. - Emphasis on signal processing. Ex: control, diagnostic applications. M. E. Angoletta - DSPs principles, use & application to PS systems 4 / 25
5 History Fixed point DMA, Floating point TI ~ 70% market. AD also popular. VLIW & SIMD architectures Development Consolidation MPD7720 TMS320C10 AT&TDSP32 TMS320C30 TMS320C6xxx BLACKFIN ADSP2100 TMS320C5xxx TigerSHARC TMS320C40 DSP56000 M. E. Angoletta - DSPs principles, use & application to PS systems 5 / 25
6 Current scenery Current scenery Performance Low : ~ 25 to 50 MHz clock, low cost / power consumption. Mid : ~ 150 MHz clock, multiprocessing support. High : Enhanced architectures - VLIW (Very Long Instruction Word) or SIMD (Single Input Multiple Data). Trend Blurred borderline to µ-processors, µ-controllers. FPGAs / SOPCs as alternative / help. If / which DSP? Global cost & performances difficult choice. Ex: Help from PS DSP Advisory committee. M. E. Angoletta - DSPs principles, use & application to PS systems 6 / 25
7 Features DSP molded by DSPing algorithms. Example y = N 1 i= 0 a i x i Fast memory access / data transfer. Fast computation (data path). Others FIR - Dedicated address generation unit. - Specialized instruction sets. M. E. Angoletta - DSPs principles, use & application to PS systems 7 / 25
8 Features - memory Features - memory Achieving fast I/O & memory access. 1. DSP architecture: (modified) Harvard. 2. Multiple-access memory: fast memory, multiple, sequential access per instruction cycle. 3. Multiported memory: multiple, independent, parallel access. 4. Memory access: reduced by program cache (zero overhead looping). 5. External memory interface: DMA (Direct Memory Access), memory data transfer without DSP involvement. M. E. Angoletta - DSPs principles, use & application to PS systems 8 / 25
9 Features - memory / 2 Features - memory / 2 DSP architecture PROGRAM MEMORY PM Address bus CPU DM Address bus DATA MEMORY Instructions & Data PM Data bus Instruction Cache DM Data bus Data Modified Harvard s: separate memories for data & instructions/data, instructions cache. improved memory access bandwidth. M. E. Angoletta - DSPs principles, use & application to PS systems 9 / 25
10 Features - computation Features - computation Registers: intermediate & final results, counters. Multiplier: one instruction cycle multiplication (& accumulation). Arithmetic Logic Unit (ALU): one instruction cycle ops. (basic arithmetic & logical). Shifter (simple / barrel): shifts (scaling) & rotates. M. E. Angoletta - DSPs principles, use & application to PS systems 10 / 25
11 Criteria for DSP choice Criteria for DSP choice 1. Arithmetic format (fixed vs. floating point, data width). 2. Performance. 3. Others (External interfaces, multiprocessing, cache memory, cost, development ease, power consumption.) A difficult choice! - Fragmented architecture & specialised features. - Objective & unified performance metrics set lacking. M. E. Angoletta - DSPs principles, use & application to PS systems 11 / 25
12 Criteria: arithmetic format Criteria: arithmetic format DSP Fixed-point Floating-point 16-bits 32-bits 20-bits 24-bits IEEE bits Others Native data word width Data width manipulated by buses & data path in single instruction cycle. The wider, the costlier! M. E. Angoletta - DSPs principles, use & application to PS systems 12 / 25
13 Criteria: arithmetic format Criteria: arithmetic format Parameters Dynamic range db = log largest smallest value value High dynamic range wide data set representation without overflow. NB: Different applications have different needs. Ex: telecomms = 50 db, high fidelity audio = 90 db. Max. precision bits = log 2 max value max quantisation error M. E. Angoletta - DSPs principles, use & application to PS systems 13 / 25
14 Criteria: arithmetic format Criteria: arithmetic format Fixed & floating : advantages Fixed-point Simpler h/w Less Silicon - Lower cost. - Higher CPU speed. - Less power consumption. Floating-point High dynamic range (32 bits: ~1500 db float vs. ~180 db fixed). Reduced coding effort (no scaling needed). More precision ( BUT word length dependent). M. E. Angoletta - DSPs principles, use & application to PS systems 14 / 25
15 Criteria: arithmetic format Criteria: arithmetic format Arithmetic format choice - summary 1. ADC / DAC bits. Floating-point above 12 / 14 bits. CAVEAT : noise floor modulation. Ex.: HiFi audio industry (20 to 24 bits) often prefers fixed-point. 2. Algorithm complexity / changes. Floating-point for complex & upgradable algorithms. 3. Product & development costs. Choice based on number of units produced. Ex.: expensive development affordable by high-volume applications. M. E. Angoletta - DSPs principles, use & application to PS systems 15 / 25
16 Criteria: performance Criteria: performance Performance commonly judged via metrics set. Metrics set - Max clock frequency [MHz] - Power consumption [W or W/MIPS] - Execution throughput [MIPS, MOPS] - Memory bandwidth [MB/sec] latency [clock cycles] - I/O Ports No. Often misleading! - Mostly peak values. - Fuzzy interpretation. Alternative: use benchmark data (kernel / application). M. E. Angoletta - DSPs principles, use & application to PS systems 16 / 25
17 Development environment Development environment Debugging In-chip emulator - Pod-based. - Scan-based (JTAG, OnCE). Code development Standard Integrated Development Environment (IDE) Often vendor-provided (ex: TI s CodeComposer) Languages: assembler, C, C++ (also ADA). RTOS (sometimes). Advanced Matlab DSP rapid prototyping suite RIDE (Hyperception) visual real-time design. M. E. Angoletta - DSPs principles, use & application to PS systems 17 / 25
18 Development env ment /2 Development env ment /2 Example of Code Composer IDE. M. E. Angoletta - DSPs principles, use & application to PS systems 18 / 25
19 Current applications at PS Current applications at PS Outline Reliable operational systems: 3 BD + several PO. COTS boards in BD - beam parameters measurements ( tune / intensity / p) - machines: PS (1994), PSB (1998), AD (2000). - DSPing tasks. Custom boards in PO. - DSP for digital regulation, - CPU for supervision & Control Room interface. CAVEAT - out-of-market h/w, require proactive action, - systems consolidation (maintenance). M. E. Angoletta - DSPs principles, use & application to PS systems 19 / 25
20 AD multi-diagnostics (1) AD multi-diagnostics (1) COTS DRX Pentek 6510 C40 floating-point DSP. Noise generator PU Longitudinal PU H Transversal PU V Transversal DRX-based, beam multidiagnostic system. System measures - intensity, - momentum, - momentum spread, ADC Controls & setup - tune H & V (BTF method). PS/BD Talk 18/06/02 DRX board Pentek 6510 VMEbus DSP TMS320C x HSP50016 DDC POWER PC (1) M. E. Angoletta, V. Chohan, M. Ludwig, O. Marqversen, F. Pedersen, The new digital-receiver-based system for antiproton beam diagnostics, PAC 01 M. E. Angoletta - DSPs principles, use & application to PS systems 20 / 25
21 PS tune system (2) PS tune system (2) COTS VASP-16. C25 fixed-point DSP. 4 Zoran Vector Signal Processors (VSP). Board / DSP out of production 1 board for operation & 1 spare. System measures tune H & V. Controls MVME147 PU H Transversal MEM B TMS320C25 DSP MUX PU V Transversal ADC VASP16 MEM A 4xZR34161 VSP VMEbus (2) J. Gonzalez, S. Johnston, E. Schulte, Fast Q-measurement for the PS by FFT analysis, EPAC 94 M. E. Angoletta - DSPs principles, use & application to PS systems 21 / 25
22 PSB tune system (3) PSB tune system (3) PU H Transversal PU V Transversal COTS Board DataBeta DBV96. Motorola floating-point DSP. Board / DSP out of production 1 board for operation & 7 spares. System measures tune H & V. Controls ADC MEMORY CARD ADC DBV96 POWER PC DSP96002 VMEbus (3) A. Chapman-Hatchett, V. Chohan, E. T. d Amico, Tune measurement for the CERN Proton Synchrotron Booster Rings using DSP in VME, PAC 99 M. E. Angoletta - DSPs principles, use & application to PS systems 22 / 25
23 Power supply regulation (4) Power supply regulation (4) Custom boards (~ 140). DSP: regulation Input power POWER - Loop = 100 µs. - Motorola / fixed-point DSPs. - PID / test modes. CPU: supervision, CR interface & local control. Fault detection: protection system. FAULT DETECTION HW To / from Control Room Internal bus CPU MOTOROLA DSP Local display / keyboard GFAS DAC Logic ADC RACK (4) Source: J-L Gomez-Costa. Development by LIC Argentina. M. E. Angoletta - DSPs principles, use & application to PS systems 23 / 25
24 Evolution at PS Evolution at PS HINTS 1. Consolidation of tune measurement systems. 2. LEIR (Low Energy Ion Ring) tune measurement. 3. Linac RF new low-level control system. 4. Status to be re-evaluated in M. E. Angoletta - DSPs principles, use & application to PS systems 24 / 25
25 Conclusions 1. DSP is a hot topic - lot of interest at CERN. 2. Powerful & well developed - no fancy! 3. Several systems operational at PS. 4. Foresee maintenance, upgrade & improvement. 5. Initiatives to encourage DSP usage. Ex: DSPing / DSP courses. 6. Varied choice (DSP, FPGA etc) - appropriate selection difficult. Help from PS DSP Advisors. 7. More info: DSP Training Course ~ early M. E. Angoletta - DSPs principles, use & application to PS systems 25 / 25
Evolution of DSP Processors. Kartik Kariya EE, IIT Bombay
Evolution of DSP Processors Kartik Kariya EE, IIT Bombay Agenda Expected features of DSPs Brief overview of early DSPs Multi-issue DSPs Case Study: VLIW based Processor (SPXK5) for Mobile Applications
More informationREAL TIME DIGITAL SIGNAL PROCESSING. Introduction
REAL TIME DIGITAL SIGNAL Introduction Why Digital? A brief comparison with analog. PROCESSING Seminario de Electrónica: Sistemas Embebidos Advantages The BIG picture Flexibility. Easily modifiable and
More informationutca for SPS 200MHz Low Level RF Upgrade
12th xtca Interest Group Meeting P. Baudrenghien, J. Galindo*, G. Hagmann, G. Kotzian, L. Schmid, A. Spierer CERN BE-RF Today s presentation -LOW LEVEL RF -CERN LLRF PLATFORMS -utca @ CERN-BE -PROOF OF
More informationDigital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski
Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control
More informationControl Systems Overview REV II
Control Systems Overview REV II D R. T A R E K A. T U T U N J I M E C H A C T R O N I C S Y S T E M D E S I G N P H I L A D E L P H I A U N I V E R S I T Y 2 0 1 4 Control Systems The control system is
More informationFPGA Based 70MHz Digital Receiver for RADAR Applications
Technology Volume 1, Issue 1, July-September, 2013, pp. 01-07, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 FPGA Based 70MHz Digital Receiver for RADAR Applications ABSTRACT Dr. M. Kamaraju
More informationSlide Title. Bulleted Text
Slide Title 1 Slide Outline Title Brief view of the C-AD Complex Review of the RHIC LLRF Upgrade Platform Generic Implementation of a Feedback Loop RHIC Bunch by Bunch Longitudinal Damper Cavity Controller
More informationFive years of operational experience with digitally controlled Power Supplies for beam control at the Paul Scherrer Institut (PSI)
Five years of operational experience with digitally controlled Power Supplies for beam control at the Paul Scherrer Institut (PSI) Keywords F. Jenni, R. Künzi, A. Lüdeke 1, L. Tanner 2 PSI, Paul Scherrer
More informationModernised GNSS Receiver and Design Methodology
Modernised GNSS Receiver and Design Methodology March 12, 2007 Overview Motivation Design targets HW architecture Receiver ASIC Design methodology Design and simulation Real Time Emulation Software module
More informationKeysight Technologies PXIe Measurement Accelerator Speeds RF Power Amplifier Test
Keysight Technologies PXIe Measurement Accelerator Speeds Power Amplifier Test Article Reprint Microwave Journal grants Keysight Technologies permission to reprint the article PXIe Measurement Accelerator
More informationSection 1. Fundamentals of DDS Technology
Section 1. Fundamentals of DDS Technology Overview Direct digital synthesis (DDS) is a technique for using digital data processing blocks as a means to generate a frequency- and phase-tunable output signal
More informationTomasz Włostowski Beams Department Controls Group Hardware and Timing Section. Trigger and RF distribution using White Rabbit
Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section Trigger and RF distribution using White Rabbit Melbourne, 21 October 2015 Outline 2 A very quick introduction to White Rabbit
More informationA High Definition Motion JPEG Encoder Based on Epuma Platform
Available online at www.sciencedirect.com Procedia Engineering 29 (2012) 2371 2375 2012 International Workshop on Information and Electronics Engineering (IWIEE) A High Definition Motion JPEG Encoder Based
More informationChapter 6: DSP And Its Impact On Technology. Book: Processor Design Systems On Chip. By Jari Nurmi
Chapter 6: DSP And Its Impact On Technology Book: Processor Design Systems On Chip Computing For ASICs And FPGAs By Jari Nurmi Slides Prepared by: Omer Anjum Introduction The early beginning g of DSP DSP
More informationLow-Power Communications and Neural Spike Sorting
CASPER Workshop 2010 Low-Power Communications and Neural Spike Sorting CASPER Tools in Front-to-Back DSP ASIC Development Henry Chen henryic@ee.ucla.edu August, 2010 Introduction Parallel Data Architectures
More informationLow-Level RF. S. Simrock, DESY. MAC mtg, May 05 Stefan Simrock DESY
Low-Level RF S. Simrock, DESY Outline Scope of LLRF System Work Breakdown for XFEL LLRF Design for the VUV-FEL Cost, Personpower and Schedule RF Systems for XFEL RF Gun Injector 3rd harmonic cavity Main
More informationni.com The NI PXIe-5644R Vector Signal Transceiver World s First Software-Designed Instrument
The NI PXIe-5644R Vector Signal Transceiver World s First Software-Designed Instrument Agenda Hardware Overview Tenets of a Software-Designed Instrument NI PXIe-5644R Software Example Modifications Available
More informationDr. D. M. Akbar Hussain
Course Objectives: To enable the students to learn some more practical facts about DSP architectures. Objective is that they can apply this knowledge to map any digital filtering algorithm and related
More informationMulti-Channel FIR Filters
Chapter 7 Multi-Channel FIR Filters This chapter illustrates the use of the advanced Virtex -4 DSP features when implementing a widely used DSP function known as multi-channel FIR filtering. Multi-channel
More informationUsing the TMS320C24X DSP Controller for Optimal Digital Control
Using the TMS320C24X DSP Controller for Optimal Digital Control APPLICATION REPORT: SPRA295 Authors: Kai M. Chung Astro Wu DSP Applications Tresna Hidajat DSP Strategic Marketing Texas Instruments Taiwan
More informationDesign and performance of LLRF system for CSNS/RCS *
Design and performance of LLRF system for CSNS/RCS * LI Xiao 1) SUN Hong LONG Wei ZHAO Fa-Cheng ZHANG Chun-Lin Institute of High Energy Physics, Chinese Academy of Sciences, Beijing 100049, China Abstract:
More informationSoftware Radio Satellite Terminal: an experimental test-bed
Software Radio Satellite Terminal: an experimental test-bed TD-03 03-005-S L. Bertini,, E. Del Re, L. S. Ronga Software Radio Concept Present Implementations RF SECTION IF SECTION BASEBAND SECTION out
More informationDesigning with STM32F3x
Designing with STM32F3x Course Description Designing with STM32F3x is a 3 days ST official course. The course provides all necessary theoretical and practical know-how for start developing platforms based
More informationVLSI System Testing. Outline
ECE 538 VLSI System Testing Krish Chakrabarty System-on-Chip (SOC) Testing ECE 538 Krish Chakrabarty 1 Outline Motivation for modular testing of SOCs Wrapper design IEEE 1500 Standard Optimization Test
More informationChapter 4. Pipelining Analogy. The Processor. Pipelined laundry: overlapping execution. Parallelism improves performance. Four loads: Non-stop:
Chapter 4 The Processor Part II Pipelining Analogy Pipelined laundry: overlapping execution Parallelism improves performance Four loads: Speedup = 8/3.5 = 2.3 Non-stop: Speedup p = 2n/(0.5n + 1.5) 4 =
More informationVideo Enhancement Algorithms on System on Chip
International Journal of Scientific and Research Publications, Volume 2, Issue 4, April 2012 1 Video Enhancement Algorithms on System on Chip Dr.Ch. Ravikumar, Dr. S.K. Srivatsa Abstract- This paper presents
More informationA Business Case for Employing Direct RF Transmission over Optical Fiber In Place of CPRI for 4G and 5G Fronthaul
A Business Case for Employing Direct RF Transmission over Optical Fiber In Place of CPRI for 4G and 5G Fronthaul Presented by APIC Corporation 5800 Uplander Way Culver City, CA 90230 www.apichip.com sales@apichip.com
More informationSIMULATION AND PROGRAM REALIZATION OF RECURSIVE DIGITAL FILTERS
SIMULATION AND PROGRAM REALIZATION OF RECURSIVE DIGITAL FILTERS Stela Angelova Stefanova, Radostina Stefanova Gercheva Technology School Electronic System associated to the Technical University of Sofia,
More informationDetector Implementations Based on Software Defined Radio for Next Generation Wireless Systems Janne Janhunen
GIGA seminar 11.1.2010 Detector Implementations Based on Software Defined Radio for Next Generation Wireless Systems Janne Janhunen janne.janhunen@ee.oulu.fi 2 Outline Introduction Benefits and Challenges
More informationFPGA Co-Processing Solutions for High-Performance Signal Processing Applications. 101 Innovation Dr., MS: N. First Street, Suite 310
FPGA Co-Processing Solutions for High-Performance Signal Processing Applications Tapan A. Mehta Joel Rotem Strategic Marketing Manager Chief Application Engineer Altera Corporation MangoDSP 101 Innovation
More informationRF and Microwave Test and Design Roadshow Cape Town & Midrand
RF and Microwave Test and Design Roadshow Cape Town & Midrand Advanced PXI Technologies Signal Recording, FPGA s, and Synchronization Philip Ehlers Outline Introduction to the PXI Architecture PXI Data
More informationImproving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs
ISSUE: March 2016 Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs by Alex Dumais, Microchip Technology, Chandler, Ariz. With the consistent push for higher-performance
More informationFrom Antenna to Bits:
From Antenna to Bits: Wireless System Design with MATLAB and Simulink Cynthia Cudicini Application Engineering Manager MathWorks cynthia.cudicini@mathworks.fr 1 Innovations in the World of Wireless Everything
More informationSoftware Radio: An Enabling Technology for Mobile Communications
Software Radio: An Enabling Technology for Mobile Communications Carles Vilella, Joan L. Pijoan Dep. Communications and Signal Theory La Salle Engineering and Architecture Ramon Llull University Barcelona,
More informationSubra Ganesan DSP 1.
DSP 1 Subra Ganesan Professor, Computer Science and Engineering Associate Director, Product Development and Manufacturing Center, Oakland University, Rochester, MI 48309 Email: ganesan@oakland.edu Topics
More informationDSP VLSI Design. DSP Systems. Byungin Moon. Yonsei University
Byungin Moon Yonsei University Outline What is a DSP system? Why is important DSP? Advantages of DSP systems over analog systems Example DSP applications Characteristics of DSP systems Sample rates Clock
More informationADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION
98 Chapter-5 ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION 99 CHAPTER-5 Chapter 5: ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION S.No Name of the Sub-Title Page
More informationDatorstödd Elektronikkonstruktion
Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80
More informationRF and Microwave Test and Design Roadshow 5 Locations across Australia and New Zealand
RF and Microwave Test and Design Roadshow 5 Locations across Australia and New Zealand Advanced PXI Technologies Signal Recording, FPGA s, and Synchronization Outline Introduction to the PXI Architecture
More informationDIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS
DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS Item Type text; Proceedings Authors Hicks, William T. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationDESIGN OF INTELLIGENT PID CONTROLLER BASED ON PARTICLE SWARM OPTIMIZATION IN FPGA
DESIGN OF INTELLIGENT PID CONTROLLER BASED ON PARTICLE SWARM OPTIMIZATION IN FPGA S.Karthikeyan 1 Dr.P.Rameshbabu 2,Dr.B.Justus Robi 3 1 S.Karthikeyan, Research scholar JNTUK., Department of ECE, KVCET,Chennai
More informationA Built-In Self-Test Approach for Analog Circuits in Mixed-Signal Systems. Chuck Stroud Dept. of Electrical & Computer Engineering Auburn University
A Built-In Self-Test Approach for Analog Circuits in Mixed-Signal Systems Chuck Stroud Dept. of Electrical & Computer Engineering Auburn University Outline of Presentation Need for Test & Overview of BIST
More informationDesign & Implementation of an Adaptive Delta Sigma Modulator
Design & Implementation of an Adaptive Delta Sigma Modulator Shahrukh Athar MS CmpE 7 27-6-8 Project Supervisor: Dr Shahid Masud Presentation Outline Introduction Adaptive Modulator Design Simulation Implementation
More informationImplementation of OFDM Based on FPGA
2012 International Conference on Image, Vision and Computing (ICIVC 2012) IPCSIT vol. 50 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V50.55 Implementation of OFDM Based on FPGA Zhiwei
More informationRISC Central Processing Unit
RISC Central Processing Unit Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Spring, 2014 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/
More informationCHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM
74 CHAPTER 4 HARDWARE DEVELOPMENT OF STATCOM 4.1 LABORATARY SETUP OF STATCOM The laboratory setup of the STATCOM consists of the following hardware components: Three phase auto transformer used as a 3
More informationLecture Topics. Announcements. Today: Pipelined Processors (P&H ) Next: continued. Milestone #4 (due 2/23) Milestone #5 (due 3/2)
Lecture Topics Today: Pipelined Processors (P&H 4.5-4.10) Next: continued 1 Announcements Milestone #4 (due 2/23) Milestone #5 (due 3/2) 2 1 ISA Implementations Three different strategies: single-cycle
More information22 Marzo 2012 IFEMA, Madrid spain.ni.com/nidays.
22 Marzo 2012 IFEMA, Madrid spain.ni.com/nidays www.infoplc.net The Art of Benchmarking Speed PXI Versus Rack-and-Stack Test Equipment Filippo Persia Systems Engineer Automated Test Mediterranean Region
More informationAnalog and Digital Signals
E.M. Bakker LML Audio Processing and Indexing 1 Analog and Digital Signals 1. From Analog to Digital Signal 2. Sampling & Aliasing LML Audio Processing and Indexing 2 1 Analog and Digital Signals Analog
More information2002 IEEE International Solid-State Circuits Conference 2002 IEEE
Outline 802.11a Overview Medium Access Control Design Baseband Transmitter Design Baseband Receiver Design Chip Details What is 802.11a? IEEE standard approved in September, 1999 12 20MHz channels at 5.15-5.35
More informationDigital Low Level RF for SESAME
Technical Sector Synchrotron-light for Experimental Science And Applications in the Middle East Subject : RF More specified area: Digital Low Level RF Date: 6/23/2010 Total Number of Pages: 11 Document
More informationEnergy efficient multi-granular arithmetic in a coarse-grain reconfigurable architecture
Eindhoven University of Technology MASTER Energy efficient multi-granular arithmetic in a coarse-grain reconfigurable architecture Louwers, S.T. Award date: 216 Link to publication Disclaimer This document
More information7/11/2012. Single Cycle (Review) CSE 2021: Computer Organization. Multi-Cycle Implementation. Single Cycle with Jump. Pipelining Analogy
CSE 2021: Computer Organization Single Cycle (Review) Lecture-10 CPU Design : Pipelining-1 Overview, Datapath and control Shakil M. Khan CSE-2021 July-12-2012 2 Single Cycle with Jump Multi-Cycle Implementation
More informationA DSP ENGINE FOR A 64-ELEMENT ARRAY
A DSP ENGINE FOR A 64-ELEMENT ARRAY S. W. ELLINGSON The Ohio State University ElectroScience Laboratory 1320 Kinnear Road, Columbus, OH 43212 USA E-mail: ellingson.1@osu.edu This paper considers the feasibility
More informationINTRODUCTION. In the industrial applications, many three-phase loads require a. supply of Variable Voltage Variable Frequency (VVVF) using fast and
1 Chapter 1 INTRODUCTION 1.1. Introduction In the industrial applications, many three-phase loads require a supply of Variable Voltage Variable Frequency (VVVF) using fast and high-efficient electronic
More informationImplementing DDC with the HERON-FPGA Family
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.demon.co.uk URL: http://www.hunteng.co.uk Implementing
More informationSupplemental Slides: MIMO Testbed Development at the MPRG Lab
Supplemental Slides: MIMO Testbed Development at the MPRG Lab Raqibul Mostafa Jeffrey H. Reed Slide 1 Overview Space Time Coding (STC) Overview Virginia Tech Space Time Adaptive Radio (VT-STAR) description:
More information4.4 Implementation Structures in FPGAs and DSPs. Presented by Lee Pucker President, ForwardLink Consulting
4.4 Implementation Structures in FPGAs and DSPs Presented by Lee Pucker President, ForwardLink Consulting Agenda Case Study on Implementation Structures Synchronization in a GSM Network Option 1: DSP Implementation
More informationAbstract of PhD Thesis
FACULTY OF ELECTRONICS, TELECOMMUNICATION AND INFORMATION TECHNOLOGY Irina DORNEAN, Eng. Abstract of PhD Thesis Contribution to the Design and Implementation of Adaptive Algorithms Using Multirate Signal
More informationKeywords: Adaptive filtering, LMS algorithm, Noise cancellation, VHDL Design, Signal to noise ratio (SNR), Convergence Speed.
Implementation of Efficient Adaptive Noise Canceller using Least Mean Square Algorithm Mr.A.R. Bokey, Dr M.M.Khanapurkar (Electronics and Telecommunication Department, G.H.Raisoni Autonomous College, India)
More informationCS Computer Architecture Spring Lecture 04: Understanding Performance
CS 35101 Computer Architecture Spring 2008 Lecture 04: Understanding Performance Taken from Mary Jane Irwin (www.cse.psu.edu/~mji) and Kevin Schaffer [Adapted from Computer Organization and Design, Patterson
More informationWideband Down-Conversion and Channelisation Techniques for FPGA. Eddy Fry RF Engines Ltd
Wideband Down-Conversion and Channelisation Techniques for FPGA Eddy Fry RF Engines Ltd 1 st RadioNet Engineering Forum Meeting: Workshop on Digital Backends 6 th September 2004 Who are RF Engines? Signal
More informationFunctional block diagram for SIS8300. Christian Schmidt for the LLRF team Collaboration workshop
Functional block diagram for SIS8300 Christian Schmidt for the LLRF team Collaboration workshop 2012 7.08.2012 Outline > Motivation and general comments > Preprocessing LLRF ADC board Block diagram Current
More informationEnergy autonomous wireless sensors: InterSync Project. FIMA Autumn Conference 2011, Nov 23 rd, 2011, Tampere Vesa Pentikäinen VTT
Energy autonomous wireless sensors: InterSync Project FIMA Autumn Conference 2011, Nov 23 rd, 2011, Tampere Vesa Pentikäinen VTT 2 Contents Introduction to the InterSync project, facts & figures Design
More informationMerging Propagation Physics, Theory and Hardware in Wireless. Ada Poon
HKUST January 3, 2007 Merging Propagation Physics, Theory and Hardware in Wireless Ada Poon University of Illinois at Urbana-Champaign Outline Multiple-antenna (MIMO) channels Human body wireless channels
More informationReview on Progress in RF Control Systems. Cornell University. Matthias Liepe. M. Liepe, Cornell U. SRF 2005, July 14
Review on Progress in RF Control Systems Matthias Liepe Cornell University 1 Why this Talk? As we all know, superconducting cavities have many nice features one of which is very high field stability. Why?
More informationAn Energy Scalable Computational Array for Energy Harvesting Sensor Signal Processing. Rajeevan Amirtharajah University of California, Davis
An Energy Scalable Computational Array for Energy Harvesting Sensor Signal Processing Rajeevan Amirtharajah University of California, Davis Energy Scavenging Wireless Sensor Extend sensor node lifetime
More informationThe Battle for Data Fidelity:Understanding the SFDR Spec
The Battle for Data Fidelity:Understanding the SFDR Spec As A/D converters (ADC) and data acquisition boards increase their bandwidth, more and more are including the spurious free dynamic range (SFDR)
More informationPROGRAMMABLE PHOTONIC ICS:
PROGRAMMABLE PHOTONIC ICS: MAKING OPTICAL DEVICES MORE VERSATILE Wim Bogaerts PIC International 9-10 April 2018 1 (SILICON) PICS TODAY Rapidly growing integration O(1000) components on a chip photonics
More informationDEVELOPMENT OF SOFTWARE RADIO PROTOTYPE
DEVELOPMENT OF SOFTWARE RADIO PROTOTYPE Isao TESHIMA; Kenji TAKAHASHI; Yasutaka KIKUCHI; Satoru NAKAMURA; Mitsuyuki GOAMI; Communication Systems Development Group, Hitachi Kokusai Electric Inc., Tokyo,
More informationAn FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters
An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters Ali Arshad, Fakhar Ahsan, Zulfiqar Ali, Umair Razzaq, and Sohaib Sajid Abstract Design and implementation of an
More informationDesign of Multiplier Less 32 Tap FIR Filter using VHDL
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)
More informationEnhancing FPGA-based Systems with Programmable Oscillators
Enhancing FPGA-based Systems with Programmable Oscillators Jehangir Parvereshi, jparvereshi@sitime.com Sassan Tabatabaei, stabatabaei@sitime.com SiTime Corporation www.sitime.com 990 Almanor Ave., Sunnyvale,
More informationDOPPLER SHIFTED SPREAD SPECTRUM CARRIER RECOVERY USING REAL-TIME DSP TECHNIQUES
DOPPLER SHIFTED SPREAD SPECTRUM CARRIER RECOVERY USING REAL-TIME DSP TECHNIQUES Bradley J. Scaife and Phillip L. De Leon New Mexico State University Manuel Lujan Center for Space Telemetry and Telecommunications
More informationBeam Diagnostics, Low Level RF and Feedback for Room Temperature FELs. Josef Frisch Pohang, March 14, 2011
Beam Diagnostics, Low Level RF and Feedback for Room Temperature FELs Josef Frisch Pohang, March 14, 2011 Room Temperature / Superconducting Very different pulse structures RT: single bunch or short bursts
More informationHello, and welcome to this presentation of the STM32 Digital Filter for Sigma-Delta modulators interface. The features of this interface, which
Hello, and welcome to this presentation of the STM32 Digital Filter for Sigma-Delta modulators interface. The features of this interface, which behaves like ADC with external analog part and configurable
More informationLesson 7. Digital Signal Processors
Lesson 7 Digital Signal Processors Instructional Objectives After going through this lesson the student would learn o Architecture of a Real time Signal Processing Platform o Different Errors introduced
More informationImplementing FIR Filters and FFTs with 28-nm Variable-Precision DSP Architecture
Implementing FIR Filters and FFTs with 28-nm Variable-Precision DSP Architecture WP-01140-1.0 White Paper Across a range of applications, the two most common functions implemented in FPGA-based high-performance
More informationUsing an FPGA based system for IEEE 1641 waveform generation
Using an FPGA based system for IEEE 1641 waveform generation Colin Baker EADS Test & Services (UK) Ltd 23 25 Cobham Road Wimborne, Dorset, UK colin.baker@eads-ts.com Ashley Hulme EADS Test Engineering
More informationRohde & Schwarz EMI/EMC debugging with modern oscilloscope. Ing. Leonardo Nanetti Rohde&Schwarz
Rohde & Schwarz EMI/EMC debugging with modern oscilloscope Ing. Leonardo Nanetti Rohde&Schwarz EMI debugging Agenda l The basics l l l l The idea of EMI debugging How is it done? Application example What
More informationWideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA
Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA By Raajit Lall, Abhishek Rao, Sandeep Hari, and Vinay Kumar Spectral measurements for some of the Multiple
More informationEECS 427 Lecture 21: Design for Test (DFT) Reminders
EECS 427 Lecture 21: Design for Test (DFT) Readings: Insert H.3, CBF Ch 25 EECS 427 F09 Lecture 21 1 Reminders One more deadline Finish your project by Dec. 14 Schematic, layout, simulations, and final
More informationDTP4700 Next Generation Software Defined Radio Platform
DTP4700 Next Generation Software Defined Radio Platform Spectra DTP4700 is a wideband, high-performance baseband and RF Software Defined Radio (SDR) development and test platform. Spectra DTP4700 supports
More informationEnabling High-Performance DSP Applications with Arria V or Cyclone V Variable-Precision DSP Blocks
Enabling HighPerformance DSP Applications with Arria V or Cyclone V VariablePrecision DSP Blocks WP011591.0 White Paper This document highlights the benefits of variableprecision digital signal processing
More informationComputational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs and GPUs
5 th International Conference on Logic and Application LAP 2016 Dubrovnik, Croatia, September 19-23, 2016 Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs
More informationDesign of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm
Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Vijay Kumar Ch 1, Leelakrishna Muthyala 1, Chitra E 2 1 Research Scholar, VLSI, SRM University, Tamilnadu, India 2 Assistant Professor,
More informationIntroduction to co-simulation. What is HW-SW co-simulation?
Introduction to co-simulation CPSC489-501 Hardware-Software Codesign of Embedded Systems Mahapatra-TexasA&M-Fall 00 1 What is HW-SW co-simulation? A basic definition: Manipulating simulated hardware with
More informationPerformance of MIMO Space-Time Coding Algorithms on a Parallel DSP Test Platform
Brigham Young University BYU ScholarsArchive All Theses and Dissertations 2007-06-19 Performance of MIMO Space-Time Coding Algorithms on a Parallel DSP Test Platform Beau C. Neal Brigham Young University
More informationReal Time Operating Systems Lecture 29.1
Real Time Operating Systems Lecture 29.1 EE345M Final Exam study guide (Spring 2014): Final is both a closed and open book exam. During the closed book part you can have a pencil, pen and eraser. During
More informationRTT TECHNOLOGY TOPIC January G DSP
RTT TECHNOLOGY TOPIC January 2016 5G DSP November s technology topic, LTE and 5G Public Safety, discussed the trend towards wider bandwidth channels from the present 5 or 10 MHz channels used in 3G and
More informationQAM Receiver Reference Design V 1.0
QAM Receiver Reference Design V 10 Copyright 2011 2012 Xilinx Xilinx Revision date ver author note 9-28-2012 01 Alex Paek, Jim Wu Page 2 Overview The goals of this QAM receiver reference design are: Easily
More informationPerformance Evaluation of the Upgraded BAMs at FLASH
Performance Evaluation of the Upgraded BAMs at FLASH with a compact overview of the BAM, the interfacing systems & a short outlook for 2019. Marie K. Czwalinna On behalf of the Special Diagnostics team
More informationMulti-core Platforms for
20 JUNE 2011 Multi-core Platforms for Immersive-Audio Applications Course: Advanced Computer Architectures Teacher: Prof. Cristina Silvano Student: Silvio La Blasca 771338 Introduction on Immersive-Audio
More informationSystem-on-Chip Two-Way Radio
System-on-Chip Two-Way Radio FTF-CON-F0508 Steve Johnson / Keith Tilley Product Management 31 August 2011 Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, C-Ware, t he Energy
More informationCombinatorial Logic Design Multiplexers and ALUs CS 64: Computer Organization and Design Logic Lecture #14
Combinatorial Logic Design Multiplexers and ALUs CS 64: Computer Organization and Design Logic Lecture #14 Ziad Matni Dept. of Computer Science, UCSB Administrative Remaining on the calendar This supersedes
More informationAnalog front-end electronics in beam instrumentation
Analog front-end electronics in beam instrumentation Basic instrumentation structure Silicon state of art Sampling state of art Instrumentation trend Comments and example on BPM Future Beam Position Instrumentation
More informationFPGA-BASED PULSED-RF PHASE AND AMPLITUDE DETECTOR AT SLRI
doi:10.18429/jacow-icalepcs2017- FPGA-BASED PULSED-RF PHASE AND AMPLITUDE DETECTOR AT SLRI R. Rujanakraikarn, Synchrotron Light Research Institute, Nakhon Ratchasima, Thailand Abstract In this paper, the
More informationDigital Payload Modeling for Space Applications
Digital Payload Modeling for Space Applications Bradford S. Watson Staff Engineer Advanced Algorithm Development Group Copyright 28. Lockheed Martin Corporation. All rights reserved..ppt 5/9/28 1 Overview
More informationComputer Aided Design of Electronics
Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems
More informationImplementing Audio Digital Feedback Loop Using the National Instruments RIO System
Implementing Audio Digital Feedback Loop Using the National Instruments RIO System G. Huang, J. M. Byrd LBNL. One cyclotron Rd. Berkeley,CA,94720 Abstract. Development of system for high precision RF distribution
More information