Coupled symbolic-numerical model reduction using the hierarchical structure of nonlinear electrical circuits
|
|
- Jewel Martin
- 6 years ago
- Views:
Transcription
1 Coupled symbolic-numerical model reduction using the hierarchical structure of nonlinear electrical circuits Model Reduction for Complex Dynamical Systems (ModRed ( 2010) TU Berlin, Berlin, Germany, December 2-4, 2010 Oliver Schmidt Patrick Lang Slide 1
2 Outline Introduction Hierarchical Modelling and Model Reduction Implementations and Applications Slide 2
3 Outline Introduction and Foundations Analysis and Reduction Methods Symbolic Techniques Hierarchical Modelling and Model Reduction Implementations and Applications Slide 3
4 Analysis and Reduction Methods numerical techniques parameters given as numerical values applicable to very large systems no qualitative insights symbolic techniques symbolic parameters not for too large circuits (complexity) analytical description of functional relations and dependences (qualitative insights) helpful in early stages of design process Slide 4
5 Symbolic Techniques original DAE reference solution reduced DAE original reduced error functione error bound ε numerical analysisa DAE F R R 1 R 2 R k DAE G y F = A( F, u ) E( y, y ) < ε F G y G = A( G, u ) Slide 5
6 Symbolic Techniques algebraic manipulations x = f ( y) 0= g( x, y) term cancellations F j : N i= 1 t ( x) = 0 i ( f ( y y) 0= g ), N Gj : t ( x ɶ ) = 0 i k i= 1 original reduced Slide 6
7 Outline Introduction and Foundations Hierarchical Modelling and Model Reduction Hierarchical Modelling Hierarchical Model Reduction Algorithm Subsystem Reduction Subsystem Sensitivities Subsystem Ranking Implementations and Applications Slide 7
8 SyreNe Subproject 5 original DAE reduced DAE original reduced numerical efficiency applicability to large systems analytical insights parameterized behavioral models coupling Slide 8
9 Hierarchical Structure system level f i Phase comparator Loop filter F(s) A=1 VCO block level f o IN + - VDD VSS OUT transistor level level of components hierarchical layout Drain SiO 2 Gate Metal Source different subsystems, coupled by an interconnecting structure P N Bulk P Slide 9
10 Hierarchical Reduction idea: exploitation of hierarchy reduce subsystems separately replace subsystems by reduced models advantages faster processing of smaller problems coupling of different techniques recursive approach possible level concept larger nonlinear circuits processable entire system f ( x, y, z ) = 0 f ( x, y, z ) = 0 f 3 f ( x 0 3 ( x, y 3 1, z, y 3 1, x 2, y 2, x, y, x ) = 0 f 3 3 4, y 4 ( x 4 4 ) = 0 subsystem 1 subsystem 2 subsystem 3 subsystem 4 netlist based DAE PDE, y 4, z 4 ) = 0 Slide 10
11 Hierarchical Reduction Algorithm summary choose reduction methods for separated subsystems compute several reduced models for each subsystem compute subsystem sensitivities hierarchical reduction by means of subsystem ranking and suitable replacements guaranteed accuracy by checking the accumulated error after each replacement Slide 11
12 Subsystem Reduction Workflow simulate subsystem in test bench (a), record voltage potentials at subsystem terminals connect subsystem terminals to voltage sources (b) d sub- system a setup of describing system of equations and reduction (c) sub- system test bench removal of sources yields reduced subsystem (d) c sub- system b Slide 12
13 Subsystem Sensitivities relation between errors of subsystem and entire system not available determine degree of reduction of subsystems by influence on entire system simulate original system replace Ti by reduced system Ti,k simulate perturbed entire system compute error on output of entire system T3... T3,1 T3,m entire system T1 T2 T3 T4 entire system T1 T2 T3,k T4 Slide 13
14 Subsystem Sensitivities Definition Definition Subsystem Sensitivity electrical circuit entire system T1 T2 T3 T4 reduction information, e.g. or =r3k(t (T3) T3,k 3,k=r =r3k error function sensitivity of : entire system T1 T2 T3,k T4 Slide 14
15 Subsystem Ranking for each subsystem order the entries of the sensitivity vector increasingly w.r.t. the error in each step of the hierarchical reduction take the minimum of all first entries in the ordered sensitivity vectors replace the respective subsystem by the corresponding model check the accumulated error Slide 15
16 Subsystem Ranking entire system T1 T2 T3 T4 Slide 16
17 Subsystem Ranking entire system T1 T2 T3 T4 Slide 17
18 Subsystem Ranking entire system T1 T2 T3 T4 Slide 18
19 Subsystem Ranking entire system T1 T2 T3 T4 Slide 19
20 Subsystem Ranking entire system T1 T2 T3 T4 Slide 20
21 Subsystem Ranking entire system T1 T2 T3 T4 Slide 21
22 Subsystem Ranking entire system T1 T2 T3 T4 Slide 22
23 Subsystem Ranking entire system T1 T2 T3 T4 Slide 23
24 Subsystem Ranking entire system T1 T2 T3 T4 Slide 24
25 Subsystem Ranking entire system T1 T2 T3 T4 Slide 25
26 Subsystem Ranking entire system T1 T2 T3 T4 Slide 26
27 Subsystem Ranking entire system T1 T2 T3 T4 Slide 27
28 Subsystem Ranking entire system T1 T2 T3 T4 Slide 28
29 Subsystem Ranking entire system T1 T2 T3 T4 Slide 29
30 Subsystem Ranking entire system T1 T2 T3 T4 Slide 30
31 Subsystem Ranking entire system T1 T2 T3 T4 Slide 31
32 Subsystem Ranking entire system T1 T2 T3 T4 etc. Slide 32
33 Outline Introduction and Foundations Hierarchical Modelling and Model Reduction Implementations and Applications Implementations Hierarchical Reduction of a Differential Amplifier Hierarchical Reduction of an Operationial Amplifier Slide 33
34 Implementations hierarchical reduction algorithm has been implemented in ReduceSubcircuits computation of reduced subsystem models yields entire system with all reduced subsystem models appended (advantage: possibility for easy switching among different reduced models) SensitivityAnalysis computes sensitivities of each subsystem returns sensitivity vectors with entries ordered increasingly w.r.t. the error HierarchicalReduction computes ranking in accordance with the subsystem sensitivities and performs subsystem replacements in the corresponding order yields hierarchically reduced entire system with all reduced subsystem models appended Slide 34
35 Example Differential Amplifier differential amplifier specification discretized PDE transmission line models (20 line segments each) sine wave excitation: 2 V, 100 khz full system: 167 eq., 645 terms non-hierarchical symbolic reduction (2h 11min) 3% error: 124 eq., 416 terms 12 V -12 V Slide 35
36 Example Differential Amplifier differential amplifier specification discretized PDE transmission line models (20 line segments each) sine wave excitation: 2 V, 100 khz full system: 167 eq., 645 terms non-hierarchical symbolic reduction (2h 11min) 3% error: 124 eq., 416 terms 10% error: 44 eq., 284 terms 12 V -12 V Slide 36
37 Example Differential Amplifier differential amplifier specification discretized PDE transmission line models (20 line segments each) sine wave excitation: 2 V, 100 khz full system: 167 eq., 645 terms non-hierarchical symbolic reduction (2h 11min) 3% error: 124 eq., 416 terms 10% error: 44 eq., 284 terms 12 V -12 V L8 L1 L9 DUT2 DUT Slide 37
38 Example Differential Amplifier differential amplifier specification discretized PDE transmission line models (20 line segments each) sine wave excitation: 2 V, 100 khz full system: 167 eq., 645 terms non-hierarchical symbolic reduction (2h 11min) 3% error: 124 eq., 416 terms 10% error: 44 eq., 284 terms hierarchical coupled symbolicnumerical reduction (4min 50sec) 3% error: 62 eq., 315 terms 12 V -12 V L8 L1 L9 DUT2 DUT Slide 38
39 Example Differential Amplifier differential amplifier specification discretized PDE transmission line models (20 line segments each) sine wave excitation: 2 V, 100 khz full system: 167 eq., 645 terms non-hierarchical symbolic reduction (2h 11min) 3% error: 124 eq., 416 terms 10% error: 44 eq., 284 terms hierarchical coupled symbolicnumerical reduction (4min 50sec) 3% error: 62 eq., 315 terms 10% error: 60 eq., 249 terms 12 V -12 V L8 L1 L9 DUT2 DUT Slide 39
40 Example Differential Amplifier differential amplifier 12 V specification L8 discretized PDE transmission line models (20 line segments each) sine wave excitation: 2 V, 100 khz L1 DUT2 cooperation with SyreNe-SP3, TU Berlin (T. Stykel, A. Steinbrecher) reduction of L1 using PABTEC (BT), reduction of L8, L9 using Arnoldi, symbolic reduction of DUT, DUT2-12 V L9 DUT full system: 191 eq., 695 terms hierarchically reduced system: time cost: 8min 20sec 3% error: 96 eq., 2114 terms Slide 40
41 Example Differential Amplifier differential amplifier 12 V specification L8 discretized PDE transmission line models (20 line segments each) sine wave excitation: 2 V, 100 khz L1 DUT2 cooperation with SyreNe-SP3, TU Berlin (T. Stykel, A. Steinbrecher) reduction of L1 using PABTEC (BT), reduction of L8, L9 using Arnoldi, symbolic reduction of DUT, DUT2-12 V L9 DUT full system: 191 eq., 695 terms hierarchically reduced system: time cost: 8min 20sec 3% error: 96 eq., 2114 terms 10% error: 84 eq., 1190 terms Slide 41
42 Example Operational Amplifier operational amplifier op741 specification 7 subsystems symbolic reductions error bounds [%] {2,10,20,30,50,70,90,100} 10% error (entire system) transient analysis L² error function input: sine wave excitation, 0.8 V amplitude, 1 khz frequency, T=[0 s, s] Slide 42
43 Example Operational Amplifier operational amplifier op741 full system: 215 eq., 1050 terms non-hierarchical symbolic reduction 10% permitted error 97 eq., 593 terms time cost: ~10,5h Slide 43
44 Example Operational Amplifier operational amplifier op741 full system: 215 eq., 1050 terms non-hierarchical symbolic reduction 10% permitted error 97 eq., 593 terms time cost: ~10,5h hierarchical reduction 10% permitted error 153 eq., 464 terms time cost: 2h 22min Slide 44
45 Earlier Results compared to non-hierarchical approach significant savings in time for both system reduction and system simulation models with similar or better quality w.r.t. number of equations and terms error Slide 45
46 Earlier Results further excitations (operational amplifier) pulse sum of three sine waves sine wave Slide 46
47 Earlier Results further excitations (differential amplifier) pulse sum of sine waves sum of pulses Slide 47
48 Thank you for your attention. Slide 48
Structure-exploiting symbolic-numerical model reduction of nonlinear electrical circuits
Structure-exploiting symbolic-numerical model reduction of nonlinear electrical circuits ECMI 2010, Wuppertal, Germany, July 26-30, 2010 Oliver Schmidt Slide 1 Research Network SyreNe SyreNe System Reduction
More informationPV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels
PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels Zhichun Wang, Xiaolue Lai and Jaijeet Roychowdhury Dept of ECE, University of Minnesota, Twin
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationEE 330 Laboratory 8 Discrete Semiconductor Amplifiers
EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2018 Contents Objective:...2 Discussion:...2 Components Needed:...2 Part 1 Voltage Controlled Amplifier...2 Part 2 A Nonlinear Application...3
More informationEE 330 Laboratory 8 Discrete Semiconductor Amplifiers
EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2017 Contents Objective:... 2 Discussion:... 2 Components Needed:... 2 Part 1 Voltage Controlled Amplifier... 2 Part 2 Common Source Amplifier...
More informationAssoc. Prof. Dr. Burak Kelleci
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING ANALOG-TO-DIGITAL AND DIGITAL- TO-ANALOG CONVERTERS Assoc. Prof. Dr. Burak Kelleci Fall 2018 OUTLINE Nyquist-Rate DAC Thermometer-Code Converter Hybrid
More informationFundamentals of RF Design RF Back to Basics 2015
Fundamentals of RF Design 2015 Updated January 1, 2015 Keysight EEsof EDA Objectives Review Simulation Types Understand fundamentals on S-Parameter Simulation Additional Linear and Non-Linear Simulators
More informationDAV Institute of Engineering & Technology Department of ECE. Course Outcomes
DAV Institute of Engineering & Technology Department of ECE Course Outcomes Upon successful completion of this course, the student will intend to apply the various outcome as:: BTEC-301, Analog Devices
More informationCHAPTER 3 CUK CONVERTER BASED MPPT SYSTEM USING ADAPTIVE PAO ALGORITHM
52 CHAPTER 3 CUK CONVERTER BASED MPPT SYSTEM USING ADAPTIVE PAO ALGORITHM 3.1 INTRODUCTION The power electronics interface, connected between a solar panel and a load or battery bus, is a pulse width modulated
More informationHomework Assignment 03
Homework Assignment 03 Question 1 (Short Takes), 2 points each unless otherwise noted. 1. Two 0.68 μf capacitors are connected in series across a 10 khz sine wave signal source. The total capacitive reactance
More informationA Matlab / Simulink Based Tool for Power Electronic Circuits
A Matlab / Simulink Based Tool for Power Electronic Circuits Abdulatif A M Shaban International Science Index, Electrical and Computer Engineering wasetorg/publication/2520 Abstract Transient simulation
More information55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.
Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring
More informationA SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR
A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR Janusz A. Starzyk and Ying-Wei Jan Electrical Engineering and Computer Science, Ohio University, Athens Ohio, 45701 A designated contact person Prof.
More informationBehavioral Simulator of Analog-to-Digital Converters
Behavioral Simulator of Analog-to-Digital Converters Grzegorz Zareba Olgierd. A. Palusinski University of Arizona Outline Introduction and Motivation Behavioral Simulator of Analog-to-Digital Converters
More informationEE301 Electronics I , Fall
EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials
More informationComputer Controlled Curve Tracer
Computer Controlled Curve Tracer Christopher Curro The Cooper Union New York, NY Email: chris@curro.cc David Katz The Cooper Union New York, NY Email: katz3@cooper.edu Abstract A computer controlled curve
More informationHomework Assignment 06
Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,
More informationOperational Amplifier as A Black Box
Chapter 8 Operational Amplifier as A Black Box 8. General Considerations 8.2 Op-Amp-Based Circuits 8.3 Nonlinear Functions 8.4 Op-Amp Nonidealities 8.5 Design Examples Chapter Outline CH8 Operational Amplifier
More informationTuesday, March 29th, 9:15 11:30
Oscillators, Phase Locked Loops Tuesday, March 29th, 9:15 11:30 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 29th of March:
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO
More informationThe Evolution of Waveform Relaxation for Circuit and Electromagnetic Solvers
The Evolution of Waveform Relaxation for Circuit and Electromagnetic Solvers Albert Ruehli, Missouri S&T EMC Laboratory, University of Science & Technology, Rolla, MO with contributions by Giulio Antonini,
More informationEE 230 Lab Lab 9. Prior to Lab
MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2019 Khanna Jack Keil Wolf Lecture http://www.ese.upenn.edu/about-ese/events/wolf.php
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationOp-Amp Simulation Part II
Op-Amp Simulation Part II EE/CS 5720/6720 This assignment continues the simulation and characterization of a simple operational amplifier. Turn in a copy of this assignment with answers in the appropriate
More informationElectronic Devices. Floyd. Chapter 9. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd
Electronic Devices Ninth Edition Floyd Chapter 9 The Common-Source Amplifier In a CS amplifier, the input signal is applied to the gate and the output signal is taken from the drain. The amplifier has
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2017 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More information! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Lecture Outline! Review: MOS IV Curves and Switch Model! MOS Device Layout!
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 3: January 21, 2016 MOS Fabrication pt. 2: Design Rules and Layout Penn ESE 570 Spring 2016 Khanna Adapted from GATech ESE3060 Slides Lecture
More informationSCHMITT TRIGGER. Typical ``real world'' signals consist of a superposition of a ``noise'' signal and a
SCHMITT TRIGGER Typical ``real world'' signals consist of a superposition of a ``noise'' signal and a signal or signals of interest. For example, the signal at the bottom of Figure 19 shows a superposition
More informationAnalysis and Design of Autonomous Microwave Circuits
Analysis and Design of Autonomous Microwave Circuits ALMUDENA SUAREZ IEEE PRESS WILEY A JOHN WILEY & SONS, INC., PUBLICATION Contents Preface xiii 1 Oscillator Dynamics 1 1.1 Introduction 1 1.2 Operational
More informationAn Oscillator is a circuit which produces a periodic waveform at its output with only the dc supply voltage at the input. The output voltage can be
An Oscillator is a circuit which produces a periodic waveform at its output with only the dc supply voltage at the input. The output voltage can be either sinusoidal or non sinusoidal depending upon the
More informationCHAPTER 7 HARDWARE IMPLEMENTATION
168 CHAPTER 7 HARDWARE IMPLEMENTATION 7.1 OVERVIEW In the previous chapters discussed about the design and simulation of Discrete controller for ZVS Buck, Interleaved Boost, Buck-Boost, Double Frequency
More informationLecture 300 Low Voltage Op Amps (3/28/10) Page 300-1
Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits
More informationAppendix. RF Transient Simulator. Page 1
Appendix RF Transient Simulator Page 1 RF Transient/Convolution Simulation This simulator can be used to solve problems associated with circuit simulation, when the signal and waveforms involved are modulated
More informationChapter 9: Operational Amplifiers
Chapter 9: Operational Amplifiers The Operational Amplifier (or op-amp) is the ideal, simple amplifier. It is an integrated circuit (IC). An IC contains many discrete components (resistors, capacitors,
More informationReduction of Multiple Subsystems
Reduction of Multiple Subsystems Ref: Control System Engineering Norman Nise : Chapter 5 Chapter objectives : How to reduce a block diagram of multiple subsystems to a single block representing the transfer
More informationWire Layer Geometry Optimization using Stochastic Wire Sampling
Wire Layer Geometry Optimization using Stochastic Wire Sampling Raymond A. Wildman*, Joshua I. Kramer, Daniel S. Weile, and Philip Christie Department University of Delaware Introduction Is it possible
More informationNonlinear dynamics for signal identification T. L. Carroll Naval Research Lab
Nonlinear dynamics for signal identification T. L. Carroll Naval Research Lab Multiple radars: how many transmitters are there? Specific Emitter Identification Older transmitters Modern transmitters Transients
More informationJack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Jack Keil Wolf Lecture Lec 3: January 24, 2019 MOS Fabrication pt. 2: Design Rules and Layout http://www.ese.upenn.edu/about-ese/events/wolf.php
More informationIntroduction (concepts and definitions)
Objectives: Introduction (digital system design concepts and definitions). Advantages and drawbacks of digital techniques compared with analog. Digital Abstraction. Synchronous and Asynchronous Systems.
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationControl of Power Converters for Distributed Generation
Mechatronics Industrial Advisory Board 2004 Control of Power Converters for Distributed Generation Ph.D. Student: Min Dai Advisor: Prof. Ali Keyhani Department of Electrical and Computer Engineering The
More informationOther Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles
Other Effects in PLLs Behzad Razavi Electrical Engineering Department University of California, Los Angeles Example of Up and Down Skew and Width Mismatch Approximating the pulses on the control line by
More information12-Bit Successive-Approximation Integrated Circuit ADC ADADC80
2-Bit Successive-Approximation Integrated Circuit ADC FEATURES True 2-bit operation: maximum nonlinearity ±.2% Low gain temperature coefficient (TC): ±3 ppm/ C maximum Low power: 8 mw Fast conversion time:
More informationCMOS analog amplier design problem: choose transistor dimensions, bias currents, component values critical part of mixed-mode (digital-analog) ICs for
Op-amp Design and Optimization via CMOS Programming Geometric Mar Hershenson, Stephen Boyd, Thomas Lee Engineering Department Electrical University Stanford UCSB 10/24/97 CMOS analog amplier design problem:
More informationTuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo
Bandgap references, sampling switches Tuesday, February 1st, 9:15 12:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Outline Tuesday, February 1st 11.11
More informationBasic Operational Amplifier Circuits
Basic Operational Amplifier Circuits Comparators A comparator is a specialized nonlinear op-amp circuit that compares two input voltages and produces an output state that indicates which one is greater.
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationHigh Accuracy 8-Pin Instrumentation Amplifier AMP02
a FEATURES Low Offset Voltage: 100 V max Low Drift: 2 V/ C max Wide Gain Range 1 to 10,000 High Common-Mode Rejection: 115 db min High Bandwidth (G = 1000): 200 khz typ Gain Equation Accuracy: 0.5% max
More informationAnalog and Telecommunication Electronics
Politecnico di Torino ICT School Analog and Telecommunication Electronics A0 Course Introduction» Goals and contents» Course organization» Learning material» Reference system 15/03/2011-1 ATLCE - A0-2010
More informationAnalog Synthesizer: Functional Description
Analog Synthesizer: Functional Description Documentation and Technical Information Nolan Lem (2013) Abstract This analog audio synthesizer consists of a keyboard controller paired with several modules
More informationNoise Constraint Driven Placement for Mixed Signal Designs. William Kao and Wenkung Chu October 20, 2003 CAS IEEE SCV Meeting
Noise Constraint Driven Placement for Mixed Signal Designs William Kao and Wenkung Chu October 20, 2003 CAS IEEE SCV Meeting Introduction OUTLINE Substrate Noise: Some Background Substrate Noise Network
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationExperiment 9. PID Controller
Experiment 9 PID Controller Objective: - To be familiar with PID controller. - Noting how changing PID controller parameter effect on system response. Theory: The basic function of a controller is to execute
More informationInternational Journal of Modern Engineering and Research Technology
Volume 5, Issue 1, January 2018 ISSN: 2348-8565 (Online) International Journal of Modern Engineering and Research Technology Website: http://www.ijmert.org Email: editor.ijmert@gmail.com Experimental Analysis
More informationP a g e 1. Introduction
P a g e 1 Introduction 1. Signals in digital form are more convenient than analog form for processing and control operation. 2. Real world signals originated from temperature, pressure, flow rate, force
More informationSpurious and Stability Analysis under Large-Signal Conditions using your Vector Network Analyser
Spurious and Stability Analysis under Large-Signal Conditions using your Vector Network Analyser An application of ICE June 2012 Outline Why combining Large-Signal and Small-Signal Measurements Block Diagram
More informationSHF Communication Technologies AG
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23 Aufgang D 2277 Berlin Marienfelde Germany Phone ++49 30 / 772 05 0 Fax ++49 30 / 753 0 78 E-Mail: sales@shf.biz Web: http://www.shf.biz Tutorial
More informationCHAPTER 6 INPUT VOLATGE REGULATION AND EXPERIMENTAL INVESTIGATION OF NON-LINEAR DYNAMICS IN PV SYSTEM
CHAPTER 6 INPUT VOLATGE REGULATION AND EXPERIMENTAL INVESTIGATION OF NON-LINEAR DYNAMICS IN PV SYSTEM 6. INTRODUCTION The DC-DC Cuk converter is used as an interface between the PV array and the load,
More informationChapter 4: Differential Amplifiers
Chapter 4: Differential Amplifiers 4.1 Single-Ended and Differential Operation 4.2 Basic Differential Pair 4.3 Common-Mode Response 4.4 Differential Pair with MOS Loads 4.5 Gilbert Cell Single-Ended and
More informationINF4420. Outline. Switched capacitor circuits. Switched capacitor introduction. MOSFET as an analog switch 1 / 26 2 / 26.
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uil.no) 1 / 26 Outline Switched capacitor introduction MOSFET as an analog switch 2 / 26 Introduction Discrete time
More informationDesign and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing
Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations
More informationTime Domain Reflectometer Example
Time Domain Reflectometer Example This section presents differential and single-ended versions of a Time Domain Reflectometer (TDR). The setup demonstrates the process of analyzing both imdepance and delay.
More information1.3 Mixed-Signal Systems: The 555 Timer
1.3 MIXED-SIGNAL SYSTEMS: THE 555 TIME 7 1.3 Mixed-Signal Systems: The 555 Timer Analog or digital? The 555 Timer has been around since the early 1970s. And even with the occasional new arrival of challengers
More informationDISCRETE DIFFERENTIAL AMPLIFIER
DISCRETE DIFFERENTIAL AMPLIFIER This differential amplifier was specially designed for use in my VK-1 audio oscillator and VK-2 distortion meter where the requirements of ultra-low distortion and ultra-low
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 11: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Exam 1 is on Wed. Oct 3
More informationPROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS
PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high
More informationInterface Electronic Circuits
Lecture (5) Interface Electronic Circuits Part: 1 Prof. Kasim M. Al-Aubidy Philadelphia University-Jordan AMSS-MSc Prof. Kasim Al-Aubidy 1 Interface Circuits: An interface circuit is a signal conditioning
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationINTEGRATED CIRCUITS. AN145 NE5517/A transconductance amplifier applications Dec
INTEGRATED CIRCUITS NE5517/A transconductance amplifier applications 1988 Dec Application note DESCRIPTION The Philips Semiconductors NE5517 is a truly versatile dual operational transconductance amplifier.
More informationLecture 6. Angle Modulation and Demodulation
Lecture 6 and Demodulation Agenda Introduction to and Demodulation Frequency and Phase Modulation Angle Demodulation FM Applications Introduction The other two parameters (frequency and phase) of the carrier
More informationOperational Amplifiers
Operational Amplifiers November 23, 2017 1 Pre-lab Calculations 1) Calculate the gain for all four circuits in Fig. 3. 2 Introduction Operational Amplifiers? They should call them fun amplifiers. Because,
More informationCHAPTER 5 CONTROL SYSTEM DESIGN FOR UPFC
90 CHAPTER 5 CONTROL SYSTEM DESIGN FOR UPFC 5.1 INTRODUCTION This chapter deals with the performance comparison between a closed loop and open loop UPFC system on the aspects of power quality. The UPFC
More informationETIN25 Analogue IC Design. Laboratory Manual Lab 2
Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation
More informationMatched Monolithic Quad Transistor MAT04
a FEATURES Low Offset Voltage: 200 V max High Current Gain: 400 min Excellent Current Gain Match: 2% max Low Noise Voltage at 100 Hz, 1 ma: 2.5 nv/ Hz max Excellent Log Conformance: rbe = 0.6 max Matching
More information12-Bit Successive-Approximation Integrated Circuit A/D Converter AD ADC80
a 2-Bit Successive-Approximation Integrated Circuit A/D Converter FEATURES True 2-Bit Operation: Max Nonlinearity.2% Low Gain T.C.: 3 ppm/ C Max Low Power: 8 mw Fast Conversion Time: 25 s Precision 6.3
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION 1.1 Historical Background Recent advances in Very Large Scale Integration (VLSI) technologies have made possible the realization of complete systems on a single chip. Since complete
More informationIntelligent Systems Group Department of Electronics. An Evolvable, Field-Programmable Full Custom Analogue Transistor Array (FPTA)
Department of Electronics n Evolvable, Field-Programmable Full Custom nalogue Transistor rray (FPT) Outline What`s Behind nalog? Evolution Substrate custom made configurable transistor array (FPT) Ways
More informationCommon Reference Example
Operational Amplifiers Overview Common reference circuit diagrams Real models of operational amplifiers Ideal models operational amplifiers Inverting amplifiers Noninverting amplifiers Summing amplifiers
More informationAdaptive Flux-Weakening Controller for IPMSM Drives
Adaptive Flux-Weakening Controller for IPMSM Drives Silverio BOLOGNANI 1, Sandro CALLIGARO 2, Roberto PETRELLA 2 1 Department of Electrical Engineering (DIE), University of Padova (Italy) 2 Department
More informationAmplification. Objective. Equipment List. Introduction. The objective of this lab is to demonstrate the basic characteristics an Op amplifier.
Amplification Objective The objective of this lab is to demonstrate the basic characteristics an Op amplifier. Equipment List Introduction Computer running Windows (NI ELVIS installed) National Instruments
More informationPhase Locked Loops, Report Writing, Layout Tuesday, April 5th, 9:15 11:00
Phase Locked Loops, Report Writing, Layout Tuesday, April 5th, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 5th
More informationBANGLADESH UNIVERSITY OF ENGINEERING & TECHNOLOGY
BANGLADESH UNIVERSITY OF ENGINEERING & TECHNOLOGY Electronics Circuits II Laboratory (EEE 208) Simulation Experiment No. 02 Study of the Characteristics and Application of Operational Amplifier (Part B)
More informationHigh-level synthesis of analog sensor interface front-ends
High-level synthesis of analog sensor interface front-ends S. Donnay,G.Gielen y,w.sansen W.Kruiskamp,D.Leenaerts,W.vanBokhoven Katholieke niversiteit Leuven Eindhoven niversity of Technology Dep. Elektrotechniek,
More informationCMOS Digital Integrated Circuits Lec 11 Sequential CMOS Logic Circuits
Lec Sequential CMOS Logic Circuits Sequential Logic In Combinational Logic circuit Out Memory Sequential The output is determined by Current inputs Previous inputs Output = f(in, Previous In) The regenerative
More informationUNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering
UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 7 PHASE LOCKED LOOPS OBJECTIVES The purpose of this lab is to familiarize students with the operation
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1
More informationDesign of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process
University of Arkansas, Fayetteville ScholarWorks@UARK Electrical Engineering Undergraduate Honors Theses Electrical Engineering 5-2017 Design of a Folded Cascode Operational Amplifier in a 1.2 Micron
More informationAgilent Technologies Gli analizzatori di reti della serie-x
Agilent Technologies Gli analizzatori di reti della serie-x Luigi Fratini 1 Introducing the PNA-X Performance Network Analyzer For Active Device Test 500 GHz & beyond! 325 GHz 110 GHz 67 GHz 50 GHz 43.5
More informationBasic Electronics Learning by doing Prof. T.S. Natarajan Department of Physics Indian Institute of Technology, Madras
Basic Electronics Learning by doing Prof. T.S. Natarajan Department of Physics Indian Institute of Technology, Madras Lecture 26 Mathematical operations Hello everybody! In our series of lectures on basic
More informationEECS 427 Lecture 21: Design for Test (DFT) Reminders
EECS 427 Lecture 21: Design for Test (DFT) Readings: Insert H.3, CBF Ch 25 EECS 427 F09 Lecture 21 1 Reminders One more deadline Finish your project by Dec. 14 Schematic, layout, simulations, and final
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationChapter 13: Comparators
Chapter 13: Comparators So far, we have used op amps in their normal, linear mode, where they follow the op amp Golden Rules (no input current to either input, no voltage difference between the inputs).
More informationKent Bertilsson Muhammad Amir Yousaf
Today s topics Analog System (Rev) Frequency Domain Signals in Frequency domain Frequency analysis of signals and systems Transfer Function Basic elements: R, C, L Filters RC Filters jw method (Complex
More informationWHITE PAPER CIRCUIT LEVEL AGING SIMULATIONS PREDICT THE LONG-TERM BEHAVIOR OF ICS
WHITE PAPER CIRCUIT LEVEL AGING SIMULATIONS PREDICT THE LONG-TERM BEHAVIOR OF ICS HOW TO MINIMIZE DESIGN MARGINS WITH ACCURATE ADVANCED TRANSISTOR DEGRADATION MODELS Reliability is a major criterion for
More informationCHAPTER 4 MIXED-SIGNAL DESIGN OF NEUROHARDWARE
69 CHAPTER 4 MIXED-SIGNAL DESIGN OF NEUROHARDWARE 4. SIGNIFICANCE OF MIXED-SIGNAL DESIGN Digital realization of Neurohardwares is discussed in Chapter 3, which dealt with cancer cell diagnosis system and
More information