IMPLEMENTATION OF G.726 ITU-T VOCODER ON A SINGLE CHIP USING VHDL
|
|
- Mary Paul
- 6 years ago
- Views:
Transcription
1 IMPLEMENTATION OF G.726 ITU-T VOCODER ON A SINGLE CHIP USING VHDL G.Murugesan N. Ramadass Dr.J.Raja paul Perinbum School of ECE Anna University Chennai Gm1gm@rediffmail.com ramadassn@yahoo.com jrpp@annauniv.edu ABSTRACT The objective of the paper is to design a high density DECODER for handling multi-channels(256) of G.726. ADPCM Decoder in FPGA to convert 64 kbps digital streams in to 40 kpbs, 32 kbps, 24 kbps or 16 kbps using VHDL. It gives the high speed advantage because of parallel processing of DSP algorithm. The processing speed and granular architecture of ALTERA FPGA is better utilized. The complete multichannel decoder is implemented in ALTERA(EPF10K70RC240-4) FPGA. Two multi-channel architectures for the decoder are designed using single channel parallel and serial architecture. The parallel architecture is a high density, which is capable of handling 256 channels, but area intensive. In case of serial architecture 50% area saving is achieved, at the cost of reduction in number of channels(32). DPRAMs are implemented efficiently in the embedded array blocks(eab) and the processing blocks are implemented in the logic array blocks(lab) of ALTERA FLEX10K FPGA. Thus the available FPGA logic resources are utilized to the maximum possible extend. This paper describes simplified block diagram of ADPCM encoder and implementation of decoder in a single FPGA chip. 1. INTRODUCTION Programmable logic devices such as Field Programmable Gate arrays (FPGAs) offer an alternative solution for the computationally intensive functions performed traditionally by Programmable Digital Signal Processors (P-DSP). Programmable logic devices provide increased DSP system performance at reduced system cost. FPGAs with 1-3 million transistors in a single chip are available from a no. Of FPGA vendors like Altera (EP20K200E) and Xilinx (XC2S150)[5]. This Paper discusses the details of the implementation of Multi channel ADPCM decoder recommended by G.726 ITU-T[1] standard using Altera Flex10K FPGA. The Algorithm given in the ITU-T standard is implemented directly, which gives high speed, but, occupies more resource in FPGA. To efficiently use the chip area the entire architecture can be modified into serial architecture. 2. G.726 ADPCM VOCODER The Voice coder is one, which Compress & De-compress the voice samples for transmission & reception of voice with limited bandwidth. We use waveform coding for this purpose. Waveform Coding basically does compression of sample at the transmitting end and de-compression of sample at the receiving end[3]. In Waveform coding there is no latency, very good voice reproduction and less complexity in implementation when compared to Source coding 2.1 ADPCM encoder Simplified block diagrams of the ADPCM encoder is shown in Figure 1. From linear uniform PCM, a difference is obtained, by subtracting an estimate of the input from the input. An inverse produces a quantized difference from these
2 same five, four, three or two binary digits. The estimate is added to this quantized difference to produce the reconstructed version of the input. Both the reconstructed and the difference are operated upon by an adaptive predictor, which produces the estimate of the input, thereby completing the feedback loop. PC M inp Difference Adaptive Quantiz er Signal estimate AD- PCM output Reconstructed adaptive predictor will generate the estimate, and the difference and estimate are added and limited with an output limiter to get the actual input as in the encoder input. The reconstructed is actually a 16 bit, so the output limiter will limit the value to 14-bit linear PCM value. It is shown in fig 2. Inverse Adaptive Quantized version dq (k) of the difference is produced by scaling, using y (k), specific values selected from the normalized quantizing characteristic given in Table 1 then transforming the result to the logarithmic domain. Adaptiv e Predictor Quantized difference Inverse adapti ve Fig 1.Simplified block diagram of ADPCM encoder 2.2 ADPCM decoder The decoder includes a structure identical to the feedback portion of the encoder. The inverse Fig3 Inverse adaptive Operation at 16 kbit/s Two binary digits are used to specify the quantized level representing d(k) (one for the magnitude and one for i(k) Inverse adaptive dq(k) Reconstructed calculator Sr(k) Output Limiting So(k) Se(k) Adaptive Predictor Quantizer Scale factor adaptation y(k) a 1 (k) Adaptation speed control t d (k) t r (k) Tone & Transition Detector Fig.2 ADPCM decoder Adaptive gives the difference, from the difference the the sign). The 2-bit output I(k) forms the 16 Kbit/s output ; it is
3 also fed to the inverse adaptive, the adaptation speed control and the scale factor adaptation blocks. Normalized input range log 2 d (k) - y (k) I (k) Normalized Output log 2 d q (k) - y (k) 0[2.04, + )00 (-, -2.04) Table.1 Quantizer normalized input/ output Characteristic for 16 kbit/s operation Instead of 2 bits 3,4 5 bits are used for 24, 32, 40 kbps respectively [1]. Functional blocks in inverse adaptive Reconstruct Input: I (5/4/3/2 SM) Outputs: DQLN (12 TC S,3,..-7), DQS (1 TC) Function: Reconstruction of quantized difference in the logarithmic domain.[1] SM Signed Magnitude TC- Two s Complement Add A Inputs: DQLN(12TC S,3,..-7), Y(13SM 3, -9) Output: DQL(12 TC S,3,..-7) Function: Addition of logarithmic version of quantized difference and logarithmic version of step size (Y) and limit the output value to 12 bit TC (2 s complement) number. Antilog Inputs: DQL (12 TC S,3,..-7), DQS (I TC) Output:DQ (16 SM S,14,..0)/ DQ (15 SM S,13,..0) Function: Convert quantized difference (DQL) from the logarithmic to the linear domain[1]. It converts the logarithmic value to linear value and attaches the sign bit (DQS) generated from RECONST module as 16 bits /15 bit SM (DQ) for 40KBPS/Other bit rates. Functional blocks for all blocks in the decoder block diagram is developed as per the G.726 recommendation[1]. Quantizer scale factor adaptation This block computes y (k), the scaling factor for the and the inverse. The inputs are the 5- bit, 4-bit, 3-bit, 2-bit output I (k) and the adaptation speed control parameter al (k). yu (k) = ( ) y (k) W [I (k)], (2-2 ) ---(1) where yu (k) is limited by 1.06 yu (k) (2) Similarly we can use G.726 recommendation for 24,32 and 40kbps[1]. The slow (locked) scale factor yl (k) is derived from yu (k) with a low pass-filter operation: yl (k) = ( ) yl (k - 1) yu (k) (2-3 ) --(3) For 16 Kbit/s APDCM, the discrete function W(I) is defined as follows (infinite precision values): Fig4. Quantizer scale factor adaptation
4 Similarly all blocks are coded. The fast and slow scale factors are then combined to form the resultant scale factor: y (k) = al (k) yu (k - 1) + [1 - al (k)] yl (k - 1)-(4) where 0 al (k) 1 --(4) Adaptive predictor and reconstructed calculator The primary function of the adaptive predictor is to compute the estimate se (k) from the quantized difference dq (k).two adaptive predictor structures are used, a sixth order section that models zeros and a second order section that models poles in the input. This dual structure effectively caters for the variety of input s which might be encountered. Multichannel Implementation Of G.726 ADPCM Decoder The exisisting single channel decoder can be reconstructed into multichannel by simply duplicating the storage elements N times for N channels.the storage elements in the IIR filter are simply duplicated..a DPRAM is shown in the fig.6 To provide appropriate movement of history a read- write pointer is designed which provides read and write addresses for the DPRAM. Increase in Number of channel will increase EAB utilization only. Where -----(5) (6) and the reconstructed is defined as ----(7) Both sets of predictor coefficients are updated using a simplified gradient algorithm. Tone and transition detector In order to improve performance for s originating from frequency shift keying (FSK) modems operating in the character mode, a two-step detection process is defined. First, partial band (e.g. tone) detection is invoked so that the can be driven into the fast mode of adaptation. Fig.5 Tone and transition detector Fig 6 DPRAM representation of series of Latches Design Flow 1. Design Specification 2. Design entry 3. Design Simulation 4. Design synthesis 5. Synthesis simulation 6. Implementation a. Technology mapping b. Placement & Routing c. Back annotation 7. Timing Verification 8. Downloading configuration into FPGA
5 Testing The entire Parallel and Serial decoder has been tested using the input and output test Vectors given by the G.726 ITU-T recommendation[1]. There are two kinds of test vectors given as (i) Normal sequence and (ii) Overloaded sequence. The input and output sequences has been verified. Resource Utilization FPGA EPF10K100GC503 Number of Logic Elements 4288 Number of D Flip-Flops 287 Number of EAB bits 0 Maximum clock frequency 4.9 MHz Maximum sampling frequency 4.9 MHz 3. CONCLUSION The FPGA implementation of the ADPCM decoder in parallel structure has high density and which is capable Of handling 256 channels. Serial architecture can be used to save the area about 50% at the cost of reduction in number channels. 4. REFERENCES [1].ITU-T Recommendation G.726 General Aspects Of Digital Transmission Systems; Terminal Equipments- 40, 32, 24, 16 kbit/s ADAPTIVE DIFFERENTIAL PULSE CODE MODULATION (ADPCM). [2].ITU-T Recommendation G.711 General Aspects Of Digital Transmission Systems; Terminal Equipments- Pulse code Modulation (PCM) of Voice Frequencies. [3].Jayant,N.S., and Knoll., Digital Coding Of Waveforms,Printice Hall,Inc.,Engle wood Cliffs, N.J., [4].Texas Instruments, TMS320C54x DSP,Reference Guides [5].Altera Digital Library,Version 7,2000.
APPLICATIONS OF DSP OBJECTIVES
APPLICATIONS OF DSP OBJECTIVES This lecture will discuss the following: Introduce analog and digital waveform coding Introduce Pulse Coded Modulation Consider speech-coding principles Introduce the channel
More informationImplementing Logic with the Embedded Array
Implementing Logic with the Embedded Array in FLEX 10K Devices May 2001, ver. 2.1 Product Information Bulletin 21 Introduction Altera s FLEX 10K devices are the first programmable logic devices (PLDs)
More informationDigital Logic ircuits Circuits Fundamentals I Fundamentals I
Digital Logic Circuits Fundamentals I Fundamentals I 1 Digital and Analog Quantities Electronic circuits can be divided into two categories. Digital Electronics : deals with discrete values (= sampled
More informationEE482: Digital Signal Processing Applications
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu EE482: Digital Signal Processing Applications Spring 2014 TTh 14:30-15:45 CBC C222 Lecture 12 Speech Signal Processing 14/03/25 http://www.ee.unlv.edu/~b1morris/ee482/
More informationPULSE CODE MODULATION (PCM)
PULSE CODE MODULATION (PCM) 1. PCM quantization Techniques 2. PCM Transmission Bandwidth 3. PCM Coding Techniques 4. PCM Integrated Circuits 5. Advantages of PCM 6. Delta Modulation 7. Adaptive Delta Modulation
More informationBPSK_DEMOD. Binary-PSK Demodulator Rev Key Design Features. Block Diagram. Applications. General Description. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core reset 16-bit signed input data samples Automatic carrier acquisition with no complex setup required User specified design
More informationCOMPUTER COMMUNICATION AND NETWORKS ENCODING TECHNIQUES
COMPUTER COMMUNICATION AND NETWORKS ENCODING TECHNIQUES Encoding Coding is the process of embedding clocks into a given data stream and producing a signal that can be transmitted over a selected medium.
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationMASTER'S THESIS. Speech Compression and Tone Detection in a Real-Time System. Kristina Berglund. MSc Programmes in Engineering
2004:003 CIV MASTER'S THESIS Speech Compression and Tone Detection in a Real-Time System Kristina Berglund MSc Programmes in Engineering Department of Computer Science and Electrical Engineering Division
More informationOverview of Code Excited Linear Predictive Coder
Overview of Code Excited Linear Predictive Coder Minal Mulye 1, Sonal Jagtap 2 1 PG Student, 2 Assistant Professor, Department of E&TC, Smt. Kashibai Navale College of Engg, Pune, India Abstract Advances
More information10 Speech and Audio Signals
0 Speech and Audio Signals Introduction Speech and audio signals are normally converted into PCM, which can be stored or transmitted as a PCM code, or compressed to reduce the number of bits used to code
More informationECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description:
ECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description: Number systems. Switching algebra. Hardware description languages. Simplification of Boolean functions. Combinational
More informationPulse Code Modulation
Pulse Code Modulation EE 44 Spring Semester Lecture 9 Analog signal Pulse Amplitude Modulation Pulse Width Modulation Pulse Position Modulation Pulse Code Modulation (3-bit coding) 1 Advantages of Digital
More informationREAL TIME IMPLEMENTATION OF FPGA BASED PULSE CODE MODULATION MULTIPLEXING
Volume 119 No. 15 2018, 1415-1423 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ REAL TIME IMPLEMENTATION OF FPGA BASED PULSE CODE MODULATION MULTIPLEXING
More informationDigital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
More informationQUESTION BANK EC 1351 DIGITAL COMMUNICATION YEAR / SEM : III / VI UNIT I- PULSE MODULATION PART-A (2 Marks) 1. What is the purpose of sample and hold
QUESTION BANK EC 1351 DIGITAL COMMUNICATION YEAR / SEM : III / VI UNIT I- PULSE MODULATION PART-A (2 Marks) 1. What is the purpose of sample and hold circuit 2. What is the difference between natural sampling
More informationDesign of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm
Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Vijay Kumar Ch 1, Leelakrishna Muthyala 1, Chitra E 2 1 Research Scholar, VLSI, SRM University, Tamilnadu, India 2 Assistant Professor,
More informationOptimized BPSK and QAM Techniques for OFDM Systems
I J C T A, 9(6), 2016, pp. 2759-2766 International Science Press ISSN: 0974-5572 Optimized BPSK and QAM Techniques for OFDM Systems Manikandan J.* and M. Manikandan** ABSTRACT A modulation is a process
More informationMULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION
MULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION Riyaz Khan 1, Mohammed Zakir Hussain 2 1 Department of Electronics and Communication Engineering, AHTCE, Hyderabad (India) 2 Department
More informationEC 6501 DIGITAL COMMUNICATION UNIT - II PART A
EC 6501 DIGITAL COMMUNICATION 1.What is the need of prediction filtering? UNIT - II PART A [N/D-16] Prediction filtering is used mostly in audio signal processing and speech processing for representing
More informationDepartment of Electronics & Telecommunication Engg. LAB MANUAL. B.Tech V Semester [ ] (Branch: ETE)
Department of Electronics & Telecommunication Engg. LAB MANUAL SUBJECT:-DIGITAL COMMUNICATION SYSTEM [BTEC-501] B.Tech V Semester [2013-14] (Branch: ETE) KCT COLLEGE OF ENGG & TECH., FATEHGARH PUNJAB TECHNICAL
More informationSno Projects List IEEE. High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations
Sno Projects List IEEE 1 High - Throughput Finite Field Multipliers Using Redundant Basis For FPGA And ASIC Implementations 2 A Generalized Algorithm And Reconfigurable Architecture For Efficient And Scalable
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationDIGITAL COMMUNICATION
DIGITAL COMMUNICATION TRAINING LAB Digital communication has emerged to augment or replace the conventional analog systems, which had been used widely a few decades back. Digital communication has demonstrated
More informationClass 4 ((Communication and Computer Networks))
Class 4 ((Communication and Computer Networks)) Lesson 5... SIGNAL ENCODING TECHNIQUES Abstract Both analog and digital information can be encoded as either analog or digital signals. The particular encoding
More informationCHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION
34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with
More informationBEE 2233 Digital Electronics. Chapter 1: Introduction
BEE 2233 Digital Electronics Chapter 1: Introduction Learning Outcomes Understand the basic concept of digital and analog quantities. Differentiate the digital and analog systems. Compare the advantages
More informationRapid FPGA Modem Design Techniques For SDRs Using Altera DSP Builder
Rapid FPGA Modem Design Techniques For SDRs Using Altera DSP Builder Steven W. Cox Joel A. Seely General Dynamics C4 Systems Altera Corporation 820 E. McDowell Road, MDR25 0 Innovation Dr Scottsdale, Arizona
More informationDigital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski
Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control
More informationEE19D Digital Electronics. Lecture 1: General Introduction
EE19D Digital Electronics Lecture 1: General Introduction 1 What are we going to discuss? Some Definitions Digital and Analog Quantities Binary Digits, Logic Levels and Digital Waveforms Introduction to
More informationDepartment of Electronics and Communication Engineering 1
UNIT I SAMPLING AND QUANTIZATION Pulse Modulation 1. Explain in detail the generation of PWM and PPM signals (16) (M/J 2011) 2. Explain in detail the concept of PWM and PAM (16) (N/D 2012) 3. What is the
More informationLecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.
Introduction EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Techniques Cristian Grecu grecuc@ece.ubc.ca Course web site: http://courses.ece.ubc.ca/353/ What have you learned so far?
More informationDesign of a Decimator Filter for Novel Sigma-Delta Modulator
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 1 (Mar. Apr. 2013), PP 31-37 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of a Decimator Filter for Novel Sigma-Delta Modulator
More informationSPIRO SOLUTIONS PVT LTD
VLSI S.NO PROJECT CODE TITLE YEAR ANALOG AMS(TANNER EDA) 01 ITVL01 20-Mb/s GFSK Modulator Based on 3.6-GHz Hybrid PLL With 3-b DCO Nonlinearity Calibration and Independent Delay Mismatch Control 02 ITVL02
More informationDownloaded from 1
VII SEMESTER FINAL EXAMINATION-2004 Attempt ALL questions. Q. [1] How does Digital communication System differ from Analog systems? Draw functional block diagram of DCS and explain the significance of
More informationBasic Concepts in Data Transmission
Basic Concepts in Data Transmission EE450: Introduction to Computer Networks Professor A. Zahid A.Zahid-EE450 1 Data and Signals Data is an entity that convey information Analog Continuous values within
More informationEEE 309 Communication Theory
EEE 309 Communication Theory Semester: January 2017 Dr. Md. Farhad Hossain Associate Professor Department of EEE, BUET Email: mfarhadhossain@eee.buet.ac.bd Office: ECE 331, ECE Building Types of Modulation
More informationLOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS
LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS Charlie Jenkins, (Altera Corporation San Jose, California, USA; chjenkin@altera.com) Paul Ekas, (Altera Corporation San Jose, California, USA; pekas@altera.com)
More informationCS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page
More informationThe HC-5560 Digital Line Transcoder
TM The HC-5560 Digital Line Transcoder Application Note January 1997 AN573.l Introduction The Intersil HC-5560 digital line transcoder provides mode selectable, pseudo ternary line coding and decoding
More informationMultiple Reference Clock Generator
A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator
More informationOn Built-In Self-Test for Adders
On Built-In Self-Test for s Mary D. Pulukuri and Charles E. Stroud Dept. of Electrical and Computer Engineering, Auburn University, Alabama Abstract - We evaluate some previously proposed test approaches
More informationEFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK
EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College
More informationINTRODUCTION. In the industrial applications, many three-phase loads require a. supply of Variable Voltage Variable Frequency (VVVF) using fast and
1 Chapter 1 INTRODUCTION 1.1. Introduction In the industrial applications, many three-phase loads require a supply of Variable Voltage Variable Frequency (VVVF) using fast and high-efficient electronic
More informationCS601 Data Communication Solved Objective For Midterm Exam Preparation
CS601 Data Communication Solved Objective For Midterm Exam Preparation Question No: 1 Effective network mean that the network has fast delivery, timeliness and high bandwidth duplex transmission accurate
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More information6. has units of bits/second. a. Throughput b. Propagation speed c. Propagation time d. (b)or(c)
King Saud University College of Computer and Information Sciences Information Technology Department First Semester 1436/1437 IT224: Networks 1 Sheet# 10 (chapter 3-4-5) Multiple-Choice Questions 1. Before
More informationBlock Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core -bit signed input samples gain seed 32 dithering use_complex Accepts either complex (I/Q) or real input samples Programmable
More informationHARDWARE VLSI CHIP DESIGN IMPLEMENTATION FOR SOFT-OUTPUT MINIMUM WEIGHT DECODER
HARDWARE VLSI CHIP DESIGN IMPLEMENTATION FOR SOFT-OUTPUT MINIMUM WEIGHT DECODER ; ' W. M. El-Medany*, C. G. Harrison*, P. G. Farrello, and C. J. Hardy* *Manchester School of Engineering Manchester University
More informationCellular systems & GSM Wireless Systems, a.a. 2014/2015
Cellular systems & GSM Wireless Systems, a.a. 2014/2015 Un. of Rome La Sapienza Chiara Petrioli Department of Computer Science University of Rome Sapienza Italy 2 Voice Coding 3 Speech signals Voice coding:
More informationInternational Journal of Scientific & Engineering Research Volume 3, Issue 12, December ISSN
International Journal of Scientific & Engineering Research Volume 3, Issue 12, December-2012 1 Optimized Design and Implementation of an Iterative Logarithmic Signed Multiplier Sanjeev kumar Patel, Vinod
More informationSingle Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
More informationCHAPTER 5. Digitized Audio Telemetry Standard. Table of Contents
CHAPTER 5 Digitized Audio Telemetry Standard Table of Contents Chapter 5. Digitized Audio Telemetry Standard... 5-1 5.1 General... 5-1 5.2 Definitions... 5-1 5.3 Signal Source... 5-1 5.4 Encoding/Decoding
More informationEC 2301 Digital communication Question bank
EC 2301 Digital communication Question bank UNIT I Digital communication system 2 marks 1.Draw block diagram of digital communication system. Information source and input transducer formatter Source encoder
More informationtechniques are means of reducing the bandwidth needed to represent the human voice. In mobile
8 2. LITERATURE SURVEY The available radio spectrum for the wireless radio communication is very limited hence to accommodate maximum number of users the speech is compressed. The speech compression techniques
More informationAnalog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog
More information(i) Determine the admittance parameters of the network of Fig 1 (f) and draw its - equivalent circuit.
I.E.S-(Conv.)-1995 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - I Some useful data: Electron charge: 1.6 10 19 Coulomb Free space permeability: 4 10 7 H/m Free space permittivity: 8.85 pf/m Velocity
More informationEEE 309 Communication Theory
EEE 309 Communication Theory Semester: January 2016 Dr. Md. Farhad Hossain Associate Professor Department of EEE, BUET Email: mfarhadhossain@eee.buet.ac.bd Office: ECE 331, ECE Building Part 05 Pulse Code
More informationCS601-Data Communication Latest Solved Mcqs from Midterm Papers
CS601-Data Communication Latest Solved Mcqs from Midterm Papers May 07,2011 Lectures 1-22 Moaaz Siddiq Latest Mcqs MIDTERM EXAMINATION Spring 2010 Question No: 1 ( Marks: 1 ) - Please choose one Effective
More informationFPGA IMPLEMENTATION OF POWER EFFICIENT ALL DIGITAL PHASE LOCKED LOOP
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationCSCD 433 Network Programming Fall Lecture 5 Physical Layer Continued
CSCD 433 Network Programming Fall 2016 Lecture 5 Physical Layer Continued 1 Topics Definitions Analog Transmission of Digital Data Digital Transmission of Analog Data Multiplexing 2 Different Types of
More informationImplementation of FPGA based Design for Digital Signal Processing
e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 150 156 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com Implementation of FPGA based Design for Digital Signal Processing Neeraj Soni 1,
More informationImplementation of High Precision Time to Digital Converters in FPGA Devices
Implementation of High Precision Time to Digital Converters in FPGA Devices Tobias Harion () Implementation of HPTDCs in FPGAs January 22, 2010 1 / 27 Contents: 1 Methods for time interval measurements
More informationWaveform Encoding - PCM. BY: Dr.AHMED ALKHAYYAT. Chapter Two
Chapter Two Layout: 1. Introduction. 2. Pulse Code Modulation (PCM). 3. Differential Pulse Code Modulation (DPCM). 4. Delta modulation. 5. Adaptive delta modulation. 6. Sigma Delta Modulation (SDM). 7.
More informationDIGITAL COMMUNICATION
DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL COMMUNICATION Spring 00 Yrd. Doç. Dr. Burak Kelleci OUTLINE Quantization Pulse-Code Modulation THE QUANTIZATION PROCESS A continuous signal has
More informationDYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS. In this Chapter the SPWM and SVPWM controllers are designed and
77 Chapter 5 DYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS In this Chapter the SPWM and SVPWM controllers are designed and implemented in Dynamic Partial Reconfigurable
More informationCHAPTER 3 Syllabus (2006 scheme syllabus) Differential pulse code modulation DPCM transmitter
CHAPTER 3 Syllabus 1) DPCM 2) DM 3) Base band shaping for data tranmission 4) Discrete PAM signals 5) Power spectra of discrete PAM signal. 6) Applications (2006 scheme syllabus) Differential pulse code
More informationIES Digital Mock Test
. The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code
More informationTime division multiplexing The block diagram for TDM is illustrated as shown in the figure
CHAPTER 2 Syllabus: 1) Pulse amplitude modulation 2) TDM 3) Wave form coding techniques 4) PCM 5) Quantization noise and SNR 6) Robust quantization Pulse amplitude modulation In pulse amplitude modulation,
More informationUNIT TEST I Digital Communication
Time: 1 Hour Class: T.E. I & II Max. Marks: 30 Q.1) (a) A compact disc (CD) records audio signals digitally by using PCM. Assume the audio signal B.W. to be 15 khz. (I) Find Nyquist rate. (II) If the Nyquist
More informationAnju 1, Amit Ahlawat 2
Implementation of OFDM based Transreciever for IEEE 802.11A on FPGA Anju 1, Amit Ahlawat 2 1 Hindu College of Engineering, Sonepat 2 Shri Baba Mastnath Engineering College Rohtak Abstract This paper focus
More informationGlobally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 5, Ver. II (Sep. - Oct. 2016), PP 15-21 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Globally Asynchronous Locally
More informationThe Optimization of G.729 Speech codec and Implementation on the TMS320VC5402
4th International Conference on Mechatronics, Materials, Chemistry and Computer Engineering (ICMMCCE 015) The Optimization of G.79 Speech codec and Implementation on the TMS30VC540 1 Geng wang 1, a, Wei
More informationChapter-3 Waveform Coding Techniques
Chapter-3 Waveform Coding Techniques PCM [Pulse Code Modulation] PCM is an important method of analog to-digital conversion. In this modulation the analog signal is converted into an electrical waveform
More informationVersuch 7: Implementing Viterbi Algorithm in DLX Assembler
FB Elektrotechnik und Informationstechnik AG Entwurf mikroelektronischer Systeme Prof. Dr.-Ing. N. Wehn Vertieferlabor Mikroelektronik Modelling the DLX RISC Architecture in VHDL Versuch 7: Implementing
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationWideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA
Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA By Raajit Lall, Abhishek Rao, Sandeep Hari, and Vinay Kumar Spectral measurements for some of the Multiple
More informationHigh Speed Binary Counters Based on Wallace Tree Multiplier in VHDL
High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,
More informationFPGA SIMULATION OF PULSE IONIZING SENSORS AND ANALYSES OF DESCREET - FLOATING ALGORITHM
FPGA SIMULATION OF PULSE IONIZING SENSORS AND ANALYSES OF DESCREET - FLOATING ALGORITHM Cvetan V. Gavrovski, Zivko D. Kokolanski Department of Electrical Engineering The St. Cyril and Methodius University,
More information1 Analog and Digital Communication Lab
1 2 Amplitude modulator trainer kit diagram AM Detector trainer kit Diagram 3 4 Calculations: 5 Result: 6 7 8 Balanced modulator circuit diagram Generation of DSB-SC 1. For the same circuit apply the modulating
More informationWaveform Coding Algorithms: An Overview
August 24, 2012 Waveform Coding Algorithms: An Overview RWTH Aachen University Compression Algorithms Seminar Report Summer Semester 2012 Adel Zaalouk - 300374 Aachen, Germany Contents 1 An Introduction
More informationDigital Communication Prof. Bikash Kumar Dey Department of Electrical Engineering Indian Institute of Technology, Bombay
Digital Communication Prof. Bikash Kumar Dey Department of Electrical Engineering Indian Institute of Technology, Bombay Lecture - 03 Quantization, PCM and Delta Modulation Hello everyone, today we will
More informationVocal Command Recognition Using Parallel Processing of Multiple Confidence-Weighted Algorithms in an FPGA
Vocal Command Recognition Using Parallel Processing of Multiple Confidence-Weighted Algorithms in an FPGA ECE-492/3 Senior Design Project Spring 2015 Electrical and Computer Engineering Department Volgenau
More informationDIGITAL SIGNAL PROCESSING WITH VHDL
DIGITAL SIGNAL PROCESSING WITH VHDL GET HANDS-ON FROM THEORY TO PRACTICE IN 6 DAYS MODEL WITH SCILAB, BUILD WITH VHDL NUMEROUS MODELLING & SIMULATIONS DIRECTLY DESIGN DSP HARDWARE Brought to you by: Copyright(c)
More informationA GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM
A GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM 1 J. H.VARDE, 2 N.B.GOHIL, 3 J.H.SHAH 1 Electronics & Communication Department, Gujarat Technological University, Ahmadabad, India
More informationHardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.10, September-2013, Pages:984-988 Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator MISS ANGEL
More informationDesign and Performance Analysis of a Reconfigurable Fir Filter
Design and Performance Analysis of a Reconfigurable Fir Filter S.karthick Department of ECE Bannari Amman Institute of Technology Sathyamangalam INDIA Dr.s.valarmathy Department of ECE Bannari Amman Institute
More informationARM BASED WAVELET TRANSFORM IMPLEMENTATION FOR EMBEDDED SYSTEM APPLİCATİONS
ARM BASED WAVELET TRANSFORM IMPLEMENTATION FOR EMBEDDED SYSTEM APPLİCATİONS 1 FEDORA LIA DIAS, 2 JAGADANAND G 1,2 Department of Electrical Engineering, National Institute of Technology, Calicut, India
More informationECE 556 BASICS OF DIGITAL SPEECH PROCESSING. Assıst.Prof.Dr. Selma ÖZAYDIN Spring Term-2017 Lecture 2
ECE 556 BASICS OF DIGITAL SPEECH PROCESSING Assıst.Prof.Dr. Selma ÖZAYDIN Spring Term-2017 Lecture 2 Analog Sound to Digital Sound Characteristics of Sound Amplitude Wavelength (w) Frequency ( ) Timbre
More informationAmplitude modulator trainer kit diagram
Amplitude modulator trainer kit diagram AM Detector trainer kit Diagram Calculations: Result: Pre lab test (20) Observation (20) Simulation (20) Remarks & Signature with Date Circuit connection (30) Result
More informationVoice Transmission --Basic Concepts--
Voice Transmission --Basic Concepts-- Voice---is analog in character and moves in the form of waves. 3-important wave-characteristics: Amplitude Frequency Phase Telephone Handset (has 2-parts) 2 1. Transmitter
More informationHardware Implementation of BCH Error-Correcting Codes on a FPGA
Hardware Implementation of BCH Error-Correcting Codes on a FPGA Laurenţiu Mihai Ionescu Constantin Anton Ion Tutănescu University of Piteşti University of Piteşti University of Piteşti Alin Mazăre University
More informationYear : TYEJ Sub: Digital Communication (17535) Assignment No. 1. Introduction of Digital Communication. Question Exam Marks
Assignment 1 Introduction of Digital Communication Sr. Question Exam Marks 1 Draw the block diagram of the basic digital communication system. State the function of each block in detail. W 2015 6 2 State
More informationDigital Electronic Concepts
Western Technical College 10662137 Digital Electronic Concepts Course Outcome Summary Course Information Description Career Cluster Instructional Level Total Credits 4.00 Total Hours 108.00 This course
More informationIMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA. This Chapter presents an implementation of area efficient SPWM
3 Chapter 3 IMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA 3.1. Introduction This Chapter presents an implementation of area efficient SPWM control through single FPGA using Q-Format. The SPWM
More informationDepartment of Electronics & Communication Engineering LAB MANUAL SUBJECT: DIGITAL COMMUNICATION LABORATORY [ECE324] (Branch: ECE)
Department of Electronics & Communication Engineering LAB MANUAL SUBJECT: DIGITAL COMMUNICATION LABORATORY [ECE324] B.Tech Year 3 rd, Semester - 5 th (Branch: ECE) Version: 01 st August 2018 The LNM Institute
More informationChapter IV THEORY OF CELP CODING
Chapter IV THEORY OF CELP CODING CHAPTER IV THEORY OF CELP CODING 4.1 Introduction Wavefonn coders fail to produce high quality speech at bit rate lower than 16 kbps. Source coders, such as LPC vocoders,
More informationThe Channel Vocoder (analyzer):
Vocoders 1 The Channel Vocoder (analyzer): The channel vocoder employs a bank of bandpass filters, Each having a bandwidth between 100 Hz and 300 Hz. Typically, 16-20 linear phase FIR filter are used.
More informationSIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS
INTERNATIONAL JOURNAL OF RESEARCH IN COMPUTER APPLICATIONS AND ROBOTICS ISSN 2320-7345 SIGNED PIPELINED MULTIPLIER USING HIGH SPEED COMPRESSORS 1 T.Thomas Leonid, 2 M.Mary Grace Neela, and 3 Jose Anand
More information