What you can do with very little:
|
|
- Ashlee Bates
- 6 years ago
- Views:
Transcription
1 page How Computers Work Lecture 3 irect Execution RISC Processor: The Unpipelined ET How Computers Work Lecture 3 Page What you can do with very little: Each instruction class can be implemented using a few simple components. Components: LU Instruction W W W Register File (-port) R R/W ata How Computers Work Lecture 3 Page
2 page r r r Review: β Model of Computation Processor State Instruction 3 bits (4 bytes) Fetch/Execute Loop: Fetch <> <pc>+ Execute fetched instruction Repeat! 3 bits next instr r3 always How Computers Work Lecture 3 Page 3 Review: ET Instructions Two 3-bit Instruction Formats: Ra Unused Rb Rc Ra 6 bit Constant Rc How Computers Work Lecture 3 Page 4
3 page 3 Review: β LU Operations What the machine sees (3-bit instruction word): Ra Unused What we prefer to see: symbolic SSEMLY LNGUGE (ra, rb, rc) lternative instruction format: C(ra, const, rc) Rb Rc rc <ra>+<rb> ddthecontentsofratothecontentsof rb; store the result in rc Ra 6 bit Constant Rc rc <ra> + sext(const) SIMILRLY FOR: SU, SUC (optional) MUL, MULC IV, IVC ITWISE LOGIC: N, NC OR,ORC XOR, XORC SHIFTS: SHL, SHR, SR (shift left, right; shift arith right) COMPRES CMPE, CMPLT, CMPLE ddthecontentsofratoconst;storetheresultinrc How Computers Work Lecture 3 Page 5 escending ata Flow View of the eta Operate class: Rc <- <Ra> op <Rb> XR R(R3,XR,XP) 3:6 5: :5 4: R C R RC + SEL LUFN LU op SEL WSEL W W W W RC MEM RF How Computers Work Lecture 3 Page 6 3
4 page 4 Combinational Read Port on ddress <ddress> How Computers Work Lecture 3 Page 7 ata Register Works like a camera =image = picture E = On/Off Switch clock = shutter release button E Clock How Computers Work Lecture 3 Page 8 4
5 page 5 Register w/ Enable E clk clk clk E E How Computers Work Lecture 3 Page 9 -Port (independent Read addresses) R Write ddress Write Enable Write ata CLK 5 3 W W Register File (-port) 3 3 R CLK W W <> new <> Note: <R3> lways ERO! (Independent Read ata) What if (say) W=??? reads value from last cycle! How Computers Work Lecture 3 Page 5
6 page 6 Selector (a.k.a. Multiplexor / MUX) Output is selected to be of N inputs N is a power of K select inputs, K = log(n) May be ganged to select one W-bit word out of N multi-bit words N- N W S K S K W = s = s How Computers Work Lecture 3 Page escending ata Flow View of the eta Operate class: Rc <- <Ra> op <Rb> XR R(R3,XR,XP) 3:6 5: :5 4: R C R RC + SEL LUFN LU op SEL WSEL W W W W RC MEM RF How Computers Work Lecture 3 Page 6
7 page 7 escending ata Flow View of the eta Operate class: Rc <- <Ra> op C XR R(R3,XR,XP) 3:6 5: :5 4: R C R RC + SEL LUFN LU op SEL WSEL W W W W RC MEM RF How Computers Work Lecture 3 Page 3 Review: β ranches Conditional: rc = <>+; then RN(ra, label, rc) if <ra> nonzero then <- <> + displacement R(ra, label, rc) if <ra> zero then <- <> + displacement Unconditional: R(r3, label, rc) Indirect: JMP(ra, rc) rc = <>+; then <- <> + displacement Note: rc = <>+; then displacement is coded as a <- <ra> CONSTNT in afieldofthe instruction! How Computers Work Lecture 3 Page 4 7
8 page 8 escending ata Flow View of the eta Rc <- <>+; if <Ra>= then <- <>+C XR R(R3,XR,XP) 3:6 5: :5 4: R C R RC + SEL LUFN LU op SEL WSEL W W W W RC MEM RF How Computers Work Lecture 3 Page 5 escending ata Flow View of the eta JMP: Rc <- <>+; <- <Ra> + C XR R(R3,XR,XP) 3:6 5: :5 4: R C R RC + SEL LUFN LU op SEL WSEL W W W W RC MEM RF How Computers Work Lecture 3 Page 6 8
9 page 9 Review: β Loads & Stores L(ra, C, rc) rc < Mem[<ra> + sext(c)] > Old New ST(rc, C, ra) ST(ra, C, rc) Mem[<ra> + sext(c)] <rc> Mem[<rc> + sext(c)] <ra> How Computers Work Lecture 3 Page 7 Straightening Out Store Old Format: ST(Rc, C, Ra) Mem[<Ra> + C] <- <Rc> ST(R,, R3) means Mem[<R3> + ] <- <R> NewFormat:ST(Ra,C,Rc) Mem[<Rc> + C] <- <Ra> ST(R,, R3) means Mem[<R3> + ] <- <R> oth versions of Store work from left to right in assembly language. ifference is only in the binary encoding of the instruction, and the hardware implementation s decoding of the binary encoding. How Computers Work Lecture 3 Page 8 9
10 page escending ata Flow View of the eta L: Rc <- Mem[<Ra>+C] XR R(R3,XR,XP) 3:6 5: :5 4: R C R RC + SEL LUFN LU op SEL WSEL W W W W RC MEM RF How Computers Work Lecture 3 Page 9 escending ata Flow View of the eta ST: Mem[<Rc>+C] <- <Ra> XR R(R3,XR,XP) 3:6 5: :5 4: R C R RC + SEL LUFN LU op SEL WSEL W W W W RC MEM RF How Computers Work Lecture 3 Page
11 page LR Load Relative Used for loading large (3 bit) constants with data from the instruction stream. epends on the fact data and instruction memory are ports of one main memory. Use: LR (label, Rc) RTL escription: Rc <- <Mem[<Next> + Offset]> Note that Ra is ignored, Offset is calculated from label LR (label, R) R (label + ) label: How Computers Work Lecture 3 Page escending ata Flow View of the eta LR: Rc <- Mem[<>++C] XR R(R3,XR,XP) 3:6 5: :5 4: R C R RC + SEL LUFN LU op SEL WSEL W W W W RC MEM RF How Computers Work Lecture 3 Page
12 page Control Logic Truth Table We can specify it via a table of the form... Control Logic Inputs: OP O L ST R RN JMP LR (Illegal) Control Logic Outputs: SEL SEL SEL WSEL LUFN Wr RF WSEL YOU should be able to fill in this table! How Computers Work Lecture 3 Page 3 Next Time - How to dd How Computers Work Lecture 3 Page 4
Pipelined Beta. Handouts: Lecture Slides. Where are the registers? Spring /10/01. L16 Pipelined Beta 1
Pipelined Beta Where are the registers? Handouts: Lecture Slides L16 Pipelined Beta 1 Increasing CPU Performance MIPS = Freq CPI MIPS = Millions of Instructions/Second Freq = Clock Frequency, MHz CPI =
More informationComputer Elements and Datapath. Microarchitecture Implementation of an ISA
6.823, L5--1 Computer Elements and atapath Laboratory for Computer Science M.I.T. http://www.csg.lcs.mit.edu/6.823 status lines Microarchitecture Implementation of an ISA ler control points 6.823, L5--2
More informationComputer Architecture and Organization: L08: Design Control Lines
Computer Architecture and Organization: L08: Design Control Lines By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com, hafez@research.iiit.ac.in 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept.
More informationLecture Topics. Announcements. Today: Pipelined Processors (P&H ) Next: continued. Milestone #4 (due 2/23) Milestone #5 (due 3/2)
Lecture Topics Today: Pipelined Processors (P&H 4.5-4.10) Next: continued 1 Announcements Milestone #4 (due 2/23) Milestone #5 (due 3/2) 2 1 ISA Implementations Three different strategies: single-cycle
More informationLecture 3: Logic circuit. Combinational circuit and sequential circuit
Lecture 3: Logic circuit Combinational circuit and sequential circuit TRAN THI HONG HONG@IS.NAIST.JP Content Lecture : Computer organization and performance evaluation metrics Lecture 2: Processor architecture
More information6.S084 Tutorial Problems L19 Control Hazards in Pipelined Processors
6.S084 Tutorial Problems L19 Control Hazards in Pipelined Processors Options for dealing with data and control hazards: stall, bypass, speculate 6.S084 Worksheet - 1 of 10 - L19 Control Hazards in Pipelined
More informationChapter 4. Pipelining Analogy. The Processor. Pipelined laundry: overlapping execution. Parallelism improves performance. Four loads: Non-stop:
Chapter 4 The Processor Part II Pipelining Analogy Pipelined laundry: overlapping execution Parallelism improves performance Four loads: Speedup = 8/3.5 = 2.3 Non-stop: Speedup p = 2n/(0.5n + 1.5) 4 =
More informationDatapath Components. Control vs. Datapath, Registers, Adders (Binary Addition) Copyright (c) 2012 Sean Key
atapath Components Control vs. atapath, Registers, Adders (Binary Addition) Copyright (c) 2012 ean Key ata vs. Control Most digital circuits can be divided into two parts Control Circuitry to control the
More informationPipelining A B C D. Readings: Example: Doing the laundry. Ann, Brian, Cathy, & Dave. each have one load of clothes to wash, dry, and fold
Pipelining Readings: 4.5-4.8 Example: Doing the laundry Ann, Brian, Cathy, & Dave A B C D each have one load of clothes to wash, dry, and fold Washer takes 30 minutes Dryer takes 40 minutes Folder takes
More informationRISC Central Processing Unit
RISC Central Processing Unit Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Spring, 2014 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/
More informationCS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING UNIVERSITY OF WISCONSIN MADISON
CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING UNIVERSITY OF WISCONSIN MADISON Instructor: Andy Phelps TAs: Newsha Ardalani, Peter Ohmann, and Jai Menon Midterm Examination 2 In Class (50 minutes) Wednesday,
More informationLecture 02: Digital Logic Review
CENG 3420 Lecture 02: Digital Logic Review Bei Yu byu@cse.cuhk.edu.hk CENG3420 L02 Digital Logic. 1 Spring 2017 Review: Major Components of a Computer CENG3420 L02 Digital Logic. 2 Spring 2017 Review:
More informationMicroprocessor & Interfacing Lecture Programmable Interval Timer
Microprocessor & Interfacing Lecture 30 8254 Programmable Interval Timer P A R U L B A N S A L A S S T P R O F E S S O R E C S D E P A R T M E N T D R O N A C H A R Y A C O L L E G E O F E N G I N E E
More informationPipelined Processor Design
Pipelined Processor Design COE 38 Computer Architecture Prof. Muhamed Mudawar Computer Engineering Department King Fahd University of Petroleum and Minerals Presentation Outline Pipelining versus Serial
More informationEE382V-ICS: System-on-a-Chip (SoC) Design
EE38V-CS: System-on-a-Chip (SoC) Design Hardware Synthesis and Architectures Source: D. Gajski, S. Abdi, A. Gerstlauer, G. Schirner, Embedded System Design: Modeling, Synthesis, Verification, Chapter 6:
More informationA B C D. Ann, Brian, Cathy, & Dave each have one load of clothes to wash, dry, and fold. Time
Pipelining Readings: 4.5-4.8 Example: Doing the laundry A B C D Ann, Brian, Cathy, & Dave each have one load of clothes to wash, dry, and fold Washer takes 30 minutes Dryer takes 40 minutes Folder takes
More information2 Building Blocks. There is often the need to compare two binary values.
2 Building Blocks 2.1 Comparators There is often the need to compare two binary values. This is done using a comparator. A comparator determines whether binary values A and B are: 1. A = B 2. A < B 3.
More information7/11/2012. Single Cycle (Review) CSE 2021: Computer Organization. Multi-Cycle Implementation. Single Cycle with Jump. Pipelining Analogy
CSE 2021: Computer Organization Single Cycle (Review) Lecture-10 CPU Design : Pipelining-1 Overview, Datapath and control Shakil M. Khan CSE-2021 July-12-2012 2 Single Cycle with Jump Multi-Cycle Implementation
More informationEECS150 - Digital Design Lecture 2 - Synchronous Digital Systems Review Part 1. Outline
EECS5 - Digital Design Lecture 2 - Synchronous Digital Systems Review Part January 2, 2 John Wawrzynek Electrical Engineering and Computer Sciences University of California, Berkeley http://www-inst.eecs.berkeley.edu/~cs5
More information8253 functions ( General overview )
What are these? The Intel 8253 and 8254 are Programmable Interval Timers (PITs), which perform timing and counting functions. They are found in all IBM PC compatibles. 82C54 which is a superset of the
More informationComputer Architecture and Organization:
Computer Architecture and Organization: L03: Register transfer and System Bus By: A. H. Abdul Hafez Abdul.hafez@hku.edu.tr, ah.abdulhafez@gmail.com 1 CAO, by Dr. A.H. Abdul Hafez, CE Dept. HKU Outlines
More informationCS 110 Computer Architecture Lecture 11: Pipelining
CS 110 Computer Architecture Lecture 11: Pipelining Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University Slides based on
More information0 0 Q Q Q Q
Question 1) Flip Flops and Counters (15 points) a) Fill in the truth table for a JK flip flop. Use Q or Q to denote the previous value of Q and Q. (6 pts) J K CLK Q Q Q Q 1 1 1 1 1 1 Q Q b) In Figure 1a
More informationAsanovic/Devadas Spring Pipeline Hazards. Krste Asanovic Laboratory for Computer Science M.I.T.
Pipeline Hazards Krste Asanovic Laboratory for Computer Science M.I.T. Pipelined DLX Datapath without interlocks and jumps 31 0x4 RegDst RegWrite inst Inst rs1 rs2 rd1 ws wd rd2 GPRs Imm Ext A B OpSel
More informationCS420/520 Computer Architecture I
CS42/52 Computer rchitecture I Designing a Pipeline Processor (C4: ppendix ) Dr. Xiaobo Zhou Department of Computer Science CS42/52 pipeline. UC. Colorado Springs dapted from UCB97 & UCB3 Branch Jump Recap:
More informationDELD MODEL ANSWER DEC 2018
2018 DELD MODEL ANSWER DEC 2018 Q 1. a ) How will you implement Full adder using half-adder? Explain the circuit diagram. [6] An adder is a digital logic circuit in electronics that implements addition
More informationECE473 Computer Architecture and Organization. Pipeline: Introduction
Computer Architecture and Organization Pipeline: Introduction Lecturer: Prof. Yifeng Zhu Fall, 2015 Portions of these slides are derived from: Dave Patterson UCB Lec 11.1 The Laundry Analogy Student A,
More informationMSI Design Examples. Designing a circuit that adds three 4-bit numbers
MSI Design Examples In this lesson, you will see some design examples using MSI devices. These examples are: Designing a circuit that adds three 4-bit numbers. Design of a 4-to-16 Decoder using five 2-to-4
More informationRISC Design: Pipelining
RISC Design: Pipelining Virendra Singh Associate Professor Computer Architecture and Dependable Systems Lab Department of Electrical Engineering Indian Institute of Technology Bombay http://www.ee.iitb.ac.in/~viren/
More informationCMSC 611: Advanced Computer Architecture
CMSC 611: Advanced Computer Architecture Pipelining Some material adapted from Mohamed Younis, UMBC CMSC 611 Spr 2003 course slides Some material adapted from Hennessy & Patterson / 2003 Elsevier Science
More information5. (Adapted from 3.25)
Homework02 1. According to the following equations, draw the circuits and write the matching truth tables.the circuits can be drawn either in transistor-level or symbols. a. X = NOT (NOT(A) OR (A AND B
More information6.111 Lecture # 19. Controlling Position. Some General Features of Servos: Servomechanisms are of this form:
6.111 Lecture # 19 Controlling Position Servomechanisms are of this form: Some General Features of Servos: They are feedback circuits Natural frequencies are 'zeros' of 1+G(s)H(s) System is unstable if
More informationACIIR IP CORE IIR FILTERS
IP CORE IIR FILTERS BASIC PAETERS Configurable fixed point IIR filters SP processor architecture 2 s complement arithmetic Parametrisable data and coefficient widths Configurable precision and output scale
More informationElectronics. Digital Electronics
Electronics Digital Electronics Introduction Unlike a linear, or analogue circuit which contains signals that are constantly changing from one value to another, such as amplitude or frequency, digital
More informationSPECIMEN. Candidate Number
Advanced Subsidiary GCE Electronics Unit F612: Signal Processors Specimen Paper Candidates answer on the question paper. Additional Materials: Scientific calculator Candidate Name Centre Number INSTRUCTIONS
More informationChapter 3 Combinational Logic Design
Logic and Computer Design Fundamentals Chapter 3 Combinational Logic Design Part 2 Combinational Logic Overview Part -Implementation Technology and Logic Design Design Concepts Fundamental concepts of
More informationInstructor: Dr. Mainak Chaudhuri. Instructor: Dr. S. K. Aggarwal. Instructor: Dr. Rajat Moona
NPTEL Online - IIT Kanpur Instructor: Dr. Mainak Chaudhuri Instructor: Dr. S. K. Aggarwal Course Name: Department: Program Optimization for Multi-core Architecture Computer Science and Engineering IIT
More informationCombinational Logic Circuits. Combinational Logic
Combinational Logic Circuits The outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic 0 or logic 1, at any given instant in time. The
More informationUnderstanding Engineers #2
Understanding Engineers #! The graduate with a Science degree asks, "Why does it work?"! The graduate with an Engineering degree asks, "How does it work?"! The graduate with an Accounting degree asks,
More informationMT8980D Digital Switch
ISO-CMOS ST-BUS TM Family MT0D Digital Switch Features February 00 Zarlink ST-BUS compatible Ordering Information -line x -channel inputs MT0DE 0 Pin PDIP Tubes MT0DP Pin PLCC Tubes -line x -channel outputs
More informationDigital Logic and Design (Course Code: EE222) Lecture 14: Combinational Contd.. Decoders/Encoders
Indian Institute of Technology Jodhpur, Year 28 29 Digital Logic and Design (Course Code: EE222) Lecture 4: Combinational Contd.. Decoders/Encoders Course Instructor: Shree Prakash Tiwari Email: sptiwari@iitj.ac.in
More informationGCE A level 1145/01 ELECTRONICS ET5. P.M. THURSDAY, 31 May hours. Centre Number. Candidate Number. Surname. Other Names
Surname Other Names Centre Number 0 Candidate Number GCE A level 1145/01 ELECTRONICS ET5 P.M. THURSDAY, 31 May 2012 1 1 2 hours For s use Question Maximum Mark Mark Awarded 1. 6 2. 9 3. 8 4. 6 1145 010001
More informationDigital Proportional Remote Controller. Digital proportional Remote Controller. Application Notes. Page 1
查询 PT8A995P 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 Digital Proportional Remote Controller Digital proportional Remote Controller Application Notes Page 1 Why proportional control Simple action control Proportional
More informationEECE494: Computer Bus and SoC Interfacing. Serial Communication: RS-232. Dr. Charles Kim Electrical and Computer Engineering Howard University
EECE494: Computer Bus and SoC Interfacing Serial Communication: RS-232 Dr. Charles Kim Electrical and Computer Engineering Howard University Spring 2014 1 Many types of wires/pins in the communication
More informationOut-of-Order Execution. Register Renaming. Nima Honarmand
Out-of-Order Execution & Register Renaming Nima Honarmand Out-of-Order (OOO) Execution (1) Essence of OOO execution is Dynamic Scheduling Dynamic scheduling: processor hardware determines instruction execution
More informationICS312 Machine-level and Systems Programming
Computer Architecture and Programming: Examples and Sample Problems ICS312 Machine-level and Systems Programming Henri Casanova (henric@hawaii.edu) 0000 1100 Somehow, the is initialized to some content,
More information7.1. Unit 7. Fundamental Digital Building Blocks: Decoders & Multiplexers
7. Unit 7 Fundamental Digital Building Blocks: Decoders & Multiplexers CHECKER / DECODER 7.2 7.3 Gates Gates can have more than 2 inputs but the functions stay the same AND = output = if ALL inputs are
More informationComputer Architecture
Computer Architecture An Introduction Virendra Singh Associate Professor Computer Architecture and Dependable Systems Lab Department of Electrical Engineering Indian Institute of Technology Bombay http://www.ee.iitb.ac.in/~viren/
More informationSHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax
SHF Communication Technologies G Wilhelm-von-Siemens-Str. 23D 12277 erlin Germany Phone +49 30 772051-0 Fax +49 30 7531078 E-Mail: sales@ shf-communication.com Web: http://www.shf-communication.com Datasheet
More informationCS152 Computer Architecture and Engineering Lecture 3: ReviewTechnology & Delay Modeling. September 3, 1997
CS152 Computer Architecture and Engineering Lecture 3: ReviewTechnology & Delay Modeling September 3, 1997 Dave Patterson (httpcsberkeleyedu/~patterson) lecture slides: http://www-insteecsberkeleyedu/~cs152/
More informationThursday 6 June 2013 Afternoon
Thursday 6 June 2013 Afternoon A2 GCE ELECTRONICS F614/01 Electronics Control Systems *F628070613* Candidates answer on the Question Paper. OCR supplied materials: None Other materials required: Scientific
More informationDepartment Computer Science and Engineering IIT Kanpur
NPTEL Online - IIT Bombay Course Name Parallel Computer Architecture Department Computer Science and Engineering IIT Kanpur Instructor Dr. Mainak Chaudhuri file:///e /parallel_com_arch/lecture1/main.html[6/13/2012
More informationChapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates
Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates Objectives In this chapter, you will learn about The binary numbering system Boolean logic and gates Building computer circuits
More information7.1. Unit 7. Fundamental Digital Building Blocks: Decoders & Multiplexers
7. Unit 7 Fundamental Digital Building Blocks: Decoders & Multiplexers CHECKER / DECODER 7.2 7.3 Gates Gates can have more than 2 inputs but the functions stay the same AND = output = if ALL inputs are
More informationUnit 3 Digital Circuits (Logic)
Unit 3 Digital Circuits (Logic) 1 2 A Brief History COMPUTERS AND SWITCHING TECHNOLOGY 3 Mechanical Computers Primarily gearbased Difference Engine and Analytic Engine designed and partially implemented
More informationDigital Electronics 8. Multiplexer & Demultiplexer
1 Module -8 Multiplexers and Demultiplexers 1 Introduction 2 Principles of Multiplexing and Demultiplexing 3 Multiplexer 3.1 Types of multiplexer 3.2 A 2 to 1 multiplexer 3.3 A 4 to 1 multiplexer 3.4 Multiplex
More informationExam #2 EE 209: Fall 2017
29 November 2017 Exam #2 EE 209: Fall 2017 Name: USCid: Session: Time: MW 10:30 11:50 / TH 11:00 12:20 (circle one) 1 hour 50 minutes Possible Score 1. 27 2. 28 3. 17 4. 16 5. 22 TOTAL 110 PERFECT 100
More informationData Sheet. HCTL-2000 Quadrature Decoder/Counter Interface ICs HCTL-2000, HCTL-2016, HCTL-2020
HCTL-2000 Quadrature Decoder/Counter Interface ICs Data Sheet HCTL-2000, HCTL-2016, HCTL-2020 Description The HCTL-2000, 2016, 2020 are CMOS ICs that perform the quadrature decoder, counter, and bus interface
More informationChapter 3. H/w s/w interface. hardware software Vijaykumar ECE495K Lecture Notes: Chapter 3 1
Chapter 3 hardware software H/w s/w interface Problems Algorithms Prog. Lang & Interfaces Instruction Set Architecture Microarchitecture (Organization) Circuits Devices (Transistors) Bits 29 Vijaykumar
More informationGCE A level 1145/01 ELECTRONICS ET5
Surname Centre Number Candidate Number Other Names 2 GCE A level 1145/01 ELECTRONICS ET5 S16-1145-01 A.M. FRIDAY, 17 June 2016 1 hour 30 minutes For s use ADDITIONAL MATERIALS In addition to this examination
More informationLecture 4: Introduction to Pipelining
Lecture 4: Introduction to Pipelining Pipelining Laundry Example Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold Washer takes 30 minutes A B C D Dryer takes 40 minutes Folder
More informationSelected Solutions to Problem-Set #3 COE 608: Computer Organization and Architecture Single Cycle Datapath and Control
Selected Solutions to Problem-Set #3 COE 608: Computer Organization and Architecture Single Cycle Datapath and Control 4.1. Done in the class 4.2. Try it yourself Q4.3. 4.3.1 a. Logic Only b. Logic Only
More informationThe book has excellent descrip/ons of this topic. Please read the book before watching this lecture. The reading assignment is on the website.
5//22 Digital Logic Design Introduc/on to Computer Architecture David Black- Schaffer Contents 2 Combina3onal logic Gates Logic Truth tables Truth tables Gates (Karnaugh maps) Common components: Mul/plexors,
More informationECE 2300 Digital Logic & Computer Organization. More Pipelined Microprocessor
ECE 2300 Digital ogic & Computer Organization Spring 2018 ore Pipelined icroprocessor ecture 18: 1 nnouncements No instructor office hour today Rescheduled to onday pril 16, 4:00-5:30pm Prelim 2 review
More informationSolutions. ICS 151 Final. Q1 Q2 Q3 Q4 Total Credit Score. Instructions: Student ID. (Last Name) (First Name) Signature
ICS 151 Final Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 19 pages including this cover and 3 blank pages. 2. Write down your Student-Id
More informationB Robo Claw 2 Channel 25A Motor Controller Data Sheet
B0098 - Robo Claw 2 Channel 25A Motor Controller Feature Overview: 2 Channel at 25A, Peak 30A Hobby RC Radio Compatible Serial Mode TTL Input Analog Mode 2 Channel Quadrature Decoding Thermal Protection
More informationICS 151 Final. (Last Name) (First Name)
ICS 151 Final Name Student ID Signature :, (Last Name) (First Name) : : Instructions: 1. Please verify that your paper contains 19 pages including this cover and 3 blank pages. 2. Write down your Student-Id
More informationOverview. This lab exercise requires. A windows computer running Xilinx WebPack A Digilent board. Contains material Digilent, Inc.
Module 6: Combinational Circuit Blocks Revision: August 30, 2007 Overview This lab introduces several combinational circuits that are frequently used by digital designers, including a data selector (also
More information! Sequential Logic. ! Timing Hazards. ! Dynamic Logic. ! Add state elements (registers, latches) ! Compute. " From state elements
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: April 2, 2019 Sequential Logic, Timing Hazards and Dynamic Logic Lecture Outline! Sequential Logic! Timing Hazards! Dynamic Logic 4 Sequential
More informationDatapath Components. Multipliers, Counters, Timers, Register Files
Datapath Components Multipliers, Counters, Timers, Register Files Multipliers An N x N multiplier Multiplies two N bit binary inputs Generates an NN bit result Creating a multiplier using two-level logic
More informationADC0808/ADC Bit µp Compatible A/D Converters with 8-Channel Multiplexer
ADC0808/ADC0809 8-Bit µp Compatible A/D Converters with 8-Channel Multiplexer General Description The ADC0808, ADC0809 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital
More information8.1. Unit 8. Fundamental Digital Building Blocks: Decoders & Multiplexers
8. Unit 8 Fundamental Digital Building Blocks: Decoders & Multiplexers 8.2 Checkers / Decoders Recall AND gates output '' for only a single combination OR gates output '' for only a single combination
More informationXR-T6166 Codirectional Digital Data Processor
...the analog plus company TM Codirectional igital ata Processor FEATURES Low Power CMOS Technology All Receiver and Transmitter Inputs and Outputs are TTL Compatible Transmitter Inhibits Bipolar Violation
More informationLecture 18. BUS and MEMORY
Lecture 18 BUS and MEMORY Slides of Adam Postula used 12/8/2002 1 SIGNAL PROPAGATION FROM ONE SOURCE TO MANY SINKS A AND XOR Signal le - FANOUT = 3 AND AND B BUS LINE Signal Driver - Sgle Source Many Sks
More informationENGG1015: lab 3. Sequential Logic
ENGG1015: lab 3 Sequential Logic 1 st Semester 2012-13 This lab explores the world of sequential logic design. By the end of this lab, you will have implemented a working prototype of a Ball ounter that
More information-- see ' ... ' Started... ' Updated MAR 2007
VEX Receiver Decoder Circuit / Firmware by Jon Williams (jwilliams@efx-tek.com) Theory of Operation The output from the VEX receiver is an open collector PPM (pulse position modulation) stream that is
More informationSF229 Low Power PIR Circuit IC For security applications
Low Power PIR Circuit IC For security applications Preliminary datasheet DESCRIPTION The SF229 is a low power CMOS mixed signal ASIC designed for battery powered security applications that are either hard
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/21 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationMemory, Latches, & Registers
Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) Saving a few bucks at toll booths 5) Edge-triggered Registers 1 General Table Lookup Synthesis A B 00
More informationECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University
ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University Prof. Sunil P Khatri (Lab exercise created and tested by Ramu Endluri, He Zhou, Andrew Douglass
More informationRochester Institute of Technology Real Time and Embedded Systems: Project 2a
Rochester Institute of Technology Real Time and Embedded Systems: Project 2a Overview: Design and implement a STM32 Discovery board program exhibiting multitasking characteristics in simultaneously controlling
More informationWINTER 14 EXAMINATION
Subject Code:173 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The
More informationDAC A (VCO) Buffer (write) DAC B (AGC) Buffer (write) Pulse Code Buffer (write) Parameter Buffer (write) Figure A.1. Receiver Controller Registers
Appendix A. Host Computer Interface The host computer interface is contained on a plug-in module designed for the IBM PC/XT/AT bus. It includes the converters, counters, registers and programmed-logic
More informationObsolete Product(s) - Obsolete Product(s)
102 x 65 single-chip LCD controller/driver Features 102 x 65 bits display data RAM Programmable MUX rate Programmable frame rate X,Y programmable carriage return Dual partial display mode Row by row scrolling
More informationLecture Topics. Announcements. Today: Memory Management (Stallings, chapter ) Next: continued. Self-Study Exercise #6. Project #4 (due 10/11)
Lecture Topics Today: Memory Management (Stallings, chapter 7.1-7.4) Next: continued 1 Announcements Self-Study Exercise #6 Project #4 (due 10/11) Project #5 (due 10/18) 2 Memory Hierarchy 3 Memory Hierarchy
More informationa8259 Features General Description Programmable Interrupt Controller
a8259 Programmable Interrupt Controller July 1997, ver. 1 Data Sheet Features Optimized for FLEX and MAX architectures Offers eight levels of individually maskable interrupts Expandable to 64 interrupts
More informationSYLLABUS of the course BASIC ELECTRONICS AND DIGITAL SIGNAL PROCESSING. Master in Computer Science, University of Bolzano-Bozen, a.y.
SYLLABUS of the course BASIC ELECTRONICS AND DIGITAL SIGNAL PROCESSING Master in Computer Science, University of Bolzano-Bozen, a.y. 2017-2018 Lecturer: LEONARDO RICCI (last updated on November 27, 2017)
More informationArticle Number: 457 Rating: Unrated Last Updated: Wed, Sep 2, 2009 at 3:46 PM
T opcon GB-1000 - Receiver Board Firmware Version 3.4 Article Number: 457 Rating: Unrated Last Updated: Wed, Sep 2, 2009 at 3:46 PM Topcon has recently released GNSS receiver board firmware version 3.4
More informationB RoboClaw 2 Channel 30A Motor Controller Data Sheet
B0098 - RoboClaw 2 Channel 30A Motor Controller (c) 2010 BasicMicro. All Rights Reserved. Feature Overview: 2 Channel at 30Amp, Peak 60Amp Battery Elimination Circuit (BEC) Switching Mode BEC Hobby RC
More informationXR-T6165 Codirectional Digital Data Processor
...the analog plus company TM XR-T6165 Codirectional Digital Data Processor FEATURES APPLICATIONS Dec 2010 Low Power CMOS Technology All Receiver and Transmitter Inputs and Outputs are TTL Compatible Transmitter
More informationGCE A level 1145/01 ELECTRONICS ET5
Surname Other Names Centre Number 2 Candidate Number GCE A level 1145/01 ELECTRONICS ET5 A.M. WEDNESDAY, 12 June 2013 1½ hours ADDITIONAL MATERIALS In addition to this examination paper, you will need
More information1 Q' 3. You are given a sequential circuit that has the following circuit to compute the next state:
UNIVERSITY OF CALIFORNIA Department of Electrical Engineering and Computer Sciences C50 Fall 2001 Prof. Subramanian Homework #3 Due: Friday, September 28, 2001 1. Show how to implement a T flip-flop starting
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev A 4/14/2010 (8:30 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/15 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev A 4/14/2010 (8:30 PM) Prof. Ali M. Niknejad University of California,
More informationElectronic Instrumentation
5V 1 1 1 2 9 10 7 CL CLK LD TE PE CO 15 + 6 5 4 3 P4 P3 P2 P1 Q4 Q3 Q2 Q1 11 12 13 14 2-14161 Electronic Instrumentation Experiment 7 Digital Logic Devices and the 555 Timer Part A: Basic Logic Gates Part
More informationECE 4750 Computer Architecture, Fall 2016 T09 Advanced Processors: Superscalar Execution
ECE 4750 Computer Architecture, Fall 2016 T09 Advanced Processors: Superscalar Execution School of Electrical and Computer Engineering Cornell University revision: 2016-11-28-17-33 1 In-Order Dual-Issue
More informationDepartment of Electrical and Electronics Engineering Logic Circuits Laboratory EXPERIMENT-5 COMBINATIONAL LOGIC CIRCUITS
5.1 Preliminary Study Simulate experiment using an available tool and prepare the preliminary report. 5.2 Aim of the Experiment Implementation and examination of MULTIPLEXER and DEMULTIPLEXER circuits
More informationChapter 3 Digital Logic Structures
Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2000): 48 million IBM PowerPC 750FX (2002): 38 million IBM/Apple
More informationData Converters. Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT
Data Converters Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT Purpose To convert digital values to analog voltages V OUT Digital Value Reference Voltage Digital Value DAC Analog Voltage Analog Quantity:
More informationThursday 5 June 2014 Afternoon
Thursday 5 June 214 Afternoon A2 GCE ELECTRONICS F614/1 Electronic Control Systems *3119659* Candidates answer on the Question Paper. OCR supplied materials: None Other materials required: Scientific calculator
More informationHI Enhanced ARINC V Serial Transmitter and Dual Receiver GENERAL DESCRIPTION APPLICATIONS. PIN CONFIGURATIONS (Top View) FEATURES
BD10-14 BD09-15 BD08-16 BD07-17 BD06-18 N/C-19 GND -20 N/C-21 BD05-22 BD04-23 BD03-24 BD02-25 BD01-26 52-51 - RIN2B 50 - RIN2A 49 - RIN1B 48 - RIN1A 47 - VDD 46 - N/C 45 - N/C 44 - D/R1 64 - N/C 63 - RIN2B
More information