An Efficient keeper technique for dynamic logic circuits
|
|
- Mabel Clark
- 5 years ago
- Views:
Transcription
1 An Efficient keeper technique for dynamic logic circuits Salendra.Govindarajulu 1 Associate Professor, ECE RGMCET, JNTU Nandyal, A.P, India rajulusg06@yahoo.co.in Kuttubadi Noorruddin 2 M.Tech Student, ECE RGMCET, JNTU Nandyal, A.P, India nooruddink@gmail.com Abstract Dynamic domino logic circuits are widely used in modern digital VLSI circuits. The increasing variability in device leakage has made the design of keepers for wide OR structures a challenging task. The conventional feedback keepers can no longer improve the performance of wide dynamic gates for the future technologies. In this work, an adaptive keeper technique called rate sensing keeper(rsk)that enables faster switching and tracks the variation across different process corners is proposed. The switching speed increased faster than conventional feedback keepers. The delay tracking reduced critical path delay across different process corners, enhancing evaluation speed and noise immunity in domino logic circuits in 65 nm deep submicron technology (DSM). The proposed techniques are compared by performing detailed transistor simulations on benchmark circuits such as 16-bit, 8-bit and 4-bit Multiplexer, 8-bit,4-Bit,2-bit OR and AND Gates, using Microwind 3 and DSCH3 CMOS layout CAD tools. Keywords- CMOS, Critical path delay, DSM technology, Domino logic, Dynamic power, Evaluation, Keeper,Leakage, Power dissipation, Process corner, Rate sensing. I. INTRODUCTION The power consumed in high performance microprocessors has increased to levels that impose a fundamental limitation to increasing performance and functionality [1] [3]. If the current trend in increasing power continues, high performance microprocessors will soon consume thousands of watts. The power density of a high performance microprocessor will exceed the power density levels encountered in typical rocket nozzles within the next decade [2]. The generation, distribution, and dissipation of power are at the forefront of current problems faced by the integrated circuit industry [1] [5]. The application of aggressive circuit design techniques which only focus on enhancing circuit speed without considering power is no longer an acceptable approach in most high complexity digital systems. Dynamic switching power, the dominant component of the total power consumed in current CMOS technologies, is quadratically reduced by lowering the supply voltage. Lowering the supply voltage, however, degrades circuit speed due to reduced transistor currents. Threshold voltages are scaled to reduce the degradation in speed caused by supply voltage scaling while maintaining the dynamic power consumption within acceptable levels [1] [5]. At reduced threshold voltages, however, subthreshold leakage currents increase exponentially. Energy efficient circuit techniques aimed at lowering leakage currents are, therefore, highly desirable. Domino logic circuit techniques are extensively applied in high performance microprocessors due to the superior speed and area characteristics of domino CMOS circuits as compared to static CMOS circuits [7] [8]. However, deep sub micrometer (DSM) domino logic circuits utilizing low power supply and threshold voltages have decreased noise margins [9] [11]. As on-chip noise becomes more severe with technology scaling and increasing operating frequencies, error free operation of domino logic circuits has become a major challenge [9], [10], [11]. The focus of this paper is to implement Rate Sensing Keeper domino logic circuit techniques which offer reduced power, critical delay and decreased area in DSM technology. The organization of the paper is as follows. A brief review of the sources of power dissipation in CMOS circuits is provided in Section II. In Section III, various existing keeper techniques are revised. In Section IV Proposed Technique using domino logic is explained and circuits for power reduction are proposed. In Section V simulation and implementation results are presented. Finally, conclusions are presented insection VI. II. SOURCES OF The power consumed by CMOS circuits can be classified into two categories: A. Dynamic Power Dissipation For a fraction of an instant during the operation of a circuit, both the PMOS and NMOS devices are on simultaneously. The duration of the interval depends on the input and output transition (rise and fall) times. During this time, a path exists between V DD and G nd and a short-circuit current flows. 34
2 However, this is not the dominant factor in dynamic power dissipation. The major component of dynamic power dissipation arises from transient switching behavior of the nodes. Signals in CMOS devices transition back and forth between the two logic levels, resulting in the charging and discharging of parasitic capacitances in the circuit. Dynamic power dissipation is proportional to the square of the supply voltage. In deep sub-micron processes, supply voltages and threshold voltages for MOS transistors are greatly reduced. This, to an extent, reduces the dynamic power dissipation. B. Static Power Dissipation This is the power dissipation due to leakage currents which flow through a transistor when no transactions occur and the transistor is in a steady state. Leakage power depends on gate length and oxide thickness. It varies exponentially with threshold voltage and other parameters. Reduction of supply voltages and threshold voltages for MOS transistors, which helps to reduce dynamic power dissipation, becomes disadvantageous in this case. The subthreshold leakage current increases exponentially, thereby increasing static power dissipation. III. CIRCUIT S Dynamic domino logic circuits are widely used in modern VLSI circuits. These dynamic circuits are often favoured in high performance designs because of the speed advantage offered over static CMOS logic. An ideal keeper is expected to have minimum contention, good noise robustness, good process tracking, less power and area overhead and should support wide fan-in gates. The existing keeper techniques [14] [27] try to trade off one characteristic to gain in the other. Standard Keeper Technique(SKP):It uses a single pmos keeper Disadvantage: The impact of keeper upsizing on the delay and robustness of a larger circuits. Disadvantage: The above advantage comes at the cost of a significant amount of power dissipated in the inverter chain and NAND gate that are used to generate the delay. Fig. 2. Wide AND-OR domino gate with a conditional keeper and a pair of invertersto delay the keeper activation. Current Mirror-based Keeper Technique[16](LCRK): It consists of a replica transistor whose width is a safety factor times the total nmos pull down logic width. The gate of this transistor is connected to source and the leakage current is mirrored to the dynamic node through the pmos current mirror transistors. Fig.3.Wide AND-OR domino gate with a current mirror keeper. Advantage: This technique provides excellent tracking of the Delay. Disadvantage: the contention is still high because the keeper is strongly ON during the beginning of the evaluation phase. High speed feedback keeper technique[15](hsfbk): This is a variation of conditional keeper technique,in this weak keeper is removed. Advantage: it increases the speed of the domino gate. Disadvantage: noise immunity is reduced. Fig. 1. Conventional K-bit wide dynamic MUX with the standard keeper,pk0. Conditional Keeper Technique[14](CKP): It uses a weak keeper and a strong keeper. a weak keeper holds the state of the dynamic node during the transition window (when nmos logic pulls down)and a strong keeper is conditionally activated based on the state of the dynamic node after a certain delay(fig.2) Advantage: This reduces contention during the evaluation period, thereby enabling high speed and reducing the short circuit power dissipation. Fig. 4. An 8-input HS-Domino OR gate. 35
3 IV. PROPOSED We proposed Rate Sensing Keeper Technique which is superior to conditional keeper in terms of speed and power, while providing a very good process tracking capability comparable to current mirror-based keeper. RATE SENSING KEEPER (): The Rate Sensing Keeper () technique works based on the difference in the rate of change of voltage at the dynamic node of the gate during the ON(R dynon) and the leakage(r dyoff ) condition.r dynon represents the slowest pull down rate when the dynamic gate is ON ( when AN=BN=1 and all other inputs=0)and R dynoff represents the fastest pull down rate when the dynamic gate is leaky(off)(in fig-5 when A1... N=0 and B1.. N=1). The Rate Sensing Technique generates a reference rate which is in between two rates. This Reference rate is then compared with the dynamic node rate using a rate controller, the output of which is used to control the state of the keeper. The fact that the keeper is OFF during the start of the evaluation phase and the adaptive control of the keeper strength based on the process corner helps RSK to achieve higher speed and better tracking, respectively. Fig. 5 shows a wide AND-OR domino gate with the proposed keeper technique. The circuit consists of the keeper pmos transistor (M1), the rate controller comprising of the reference Fig.5.A N-input AND-OR domino gate using the proposed rate sensing keeper technique. rate generator transistor (M4), the feedback transistor (M2), feedback shutoff transistor (M5), clock shutoff transistor (M6),and the precharge transistor (M3).The reference rate is generated by biasing the transistor M4 using an appropriatebias voltage (VBIAS). The sense node (VSEN) is prechargedto VDD during the precharge phase causing M1 to shut offduring the start of the evaluation phase. This reduces the contention current to a large extent. The short circuit path during precharge is shutoff by M6.At the start of evaluation, the node VSEN starts discharging at rate R ref.this slowly turns on the keeper M1.However, if R dyn, the rate of change of voltage at the dynamic node Y, is faster than then M2 will pump larger current into the VSEN. The discharge of VSEN is further slowed by M5 shutting off. Thus VSEN will eventually be pulled back to VDD shutting the keeper off. However, if R dyn < R ref then VSEN would discharge completely turning the keeper ON, pulling the dynamic node back to VDD. In case of ON state the output voltage rises momentarily up to the allowed noise margin level given by the Unity Gain DC Noise(UGDN) of the dynamic gate. The discharge rate is chosen such that under all conditions the peak noise voltage at the output exceed this UGDN level. Fig.6. 8-bit Multiplexer using Rate Sensing Keeper Technique. V. SIMULATION RESULTS does not In this work, the benchmark circuits using the stated Five techniques are implemented. The figures of merits used to compare these techniques are power dissipation, critical path delay and power delay product (),area. The benchmark circuits implemented are 8-bit,4-bit Multiplexer, 8-bit,4-bit,2- bit OR gate,2-bit AND Gate. These design styles are compared by performing detailed transistor-level simulations on benchmark circuits using DSCH3 and Microwind3 CAD tool in 65 nm technology. The results of the benchmark circuits for all techniques are given below. Table-1 shows the comparison of all the four existing and proposed techniques for 8-bit Multiplexer. Table-2 shows the comparison of all the techniques for 16-bit Multiplexer. Table-3 shows the comparison of all the techniques for 8-bit OR Gate. Table4 shows the comparison of all the techniques for 4-bit OR Gate,. Table5 shows the comparison of all the techniques for 2-bit And Gate. From the results, it can be observed that the proposed logic techniques provide lower values of power dissipation, propagation delay and power delay product() when compared to the standard domino logic structure. Comparison: TABLE I: simulation results of MUX-8 SKP mw CKP mw LCRK mw HSFBK mw mw
4 TABLE II: simulation results of MUX-16 SKP mw CKP mw LCRK 0.138mw HSFBK 0.158mw mw TABLE III: simulation results of OR-8 SKP mw CKP mw LCRK mw HSFBK mw mw TABLE IV: simulation results of OR-4 SKP mw CKP mw LCRK mw HSFBK mw mw TABLE V: simulation results of AND-2 (p) (µm 2) SKP mw CKP mw LCRK mw HSFBK mw mw Performance comparisons of Different Keeper Techniques: Consider 8-Bit Multiplexer implemented with : compared to SKP, power dissipation is increased by 4% and critical delay is reduced by 75%. Compared to CKP power dissipation is reduced by 40% and critical delay is reduced by 84%. Compared to LCRK power dissipation is reduced by 90% and critical delay is reduced by 56%.For HSFBK power dissipation is reduced by 52% and critical delay is reduced by 56%. V. CONCLUSIONS In the deep submicron technology, power and delay must be reduced to increase the efficiency of a circuit. The keeper technique Rate Sensing Keeper is employed to reduce the power and critical delay in dynamic domino logic circuits. The parameter of power,delay and area are calculated for 16-bit, 8-bit Multiplexer and 8-bit,4-bit,2-bit OR Gates and 2-bit and Gate for different techniques using 65nm technology. From the results it can be concluded that the proposed keeper technique which is Rate Sensing Keeper shows good performance when compared to existing keeper techniques. Hence, it is concluded that the proposed technique will provide a platform for designing high performance and low power digital circuits such as L1 caches, flash memories and PLAs. REFERENCES [1] S. Borkar, Obeying Moores s law beyond 0.18 micron in Proc.IEEE Int. ASIC/SOC Conf., Sept. 2000, pp [2] R. Ronen et al., Coming challenges in microarchitecture and architecture, Proc. IEEE, vol. 89, pp , Mar [3] M.T. Bohr, Nano technology goals and Challenges for electronic applications, IEEE Trans. Nano technol., vol. 1, pp , Mar [4] D. J. Frank et al., Device scaling limits of Si MOSFET s and their application dependencies, Proc. IEEE, vol. 89, pp , Mar [5] R.K.Krishnamurty,A.Alvandpour,V.De,andS.Borkar, High performance and low-power challenges for sub-70nm microprocessor circuits, in Proc. IEEE Custom Integrated Circuits Conf., May 2002, pp [6] S. Mutoh et al., 1-V power supply high-speed Digital circuit technology with multithreshold- voltage CMOS, IEEE J. Solid-State Circuits, vol.30, pp , Aug [7] V. Kursun and E. G. Friedman, Domino logic with dynamic body Biased keeper, in Proc. Eur. Solid- State Circuits Conf., Sept. 2002, pp [8] Variable threshold voltage keeper for contention reduction in dynamic circuits, in Proc. IEEE Int. ASIC/SOC Conf., Sept. 2002, pp [9] S. Borkar, Low Power Design Challenges for the Decade Proceedings of the IEEE/ACM Design Automation Conference, pp , June [10] P. Srivastava, A. Pua, and L. Welch,.Issues in the Design of Domino Logic Circuits,. Proceedings of the IEEE Great Lakes Symposium on VLSI, pp , February [11] G. Balamurugan and N. R. Shanbhag,. Energy- efficient Dynamic Circuit Design in the Presence of Crosstalk Noise,. Proceedings of the IEEE International Symposium on Low Power Electronics and Design, pp , August [12] Salendra.Govindarajulu, Dr.T.Jayachandra Prasad Considerations of Performance Factors in CMOS Designs, in Proc.of2008 International Conference in Electronic Design, IEEE, December 1-3, 2008, Penang, Malaysia. [13] Salendra.Govindarajulu, Dr.T.Jayachandra Prasad Low Power, Energyefficient Domino logiccircuits, CEE2009, IJRTE, Volume 2, Number 7, November 2009,pp [14] A. Alvandpour, R. K. Krishnamurthy, K. Soumyanath, and S.Y Borkar, A sub-130-nm conditional keeper technique, IEEE J.Solid-State Circuits, vol. 37, no. 5, pp , May [15] M. Anis, M.Allam, and M.Elmasry, Energy-efficient noise tolerant dynamic styles for scaled-down CMOS and MTCMOS technologies. IEEE Trans. Very Large Scale Integr.(VLSI)Syst., vol.10,no.2, pp 71-78,Apr [16] Y.Lih, N.Tzartzanis, and W.Walker, A leakage current replica keeper for dynamic circuits, IEEE J. Solid-State Circuits, vol.42, pp , Jan [17] C. H. Kim, K. Roy, S. Hsu, R. Krishnamurthy, and S. Borkar, A process variation compensating technique with an on-die leakage current sensor for nanometre scale dynamic circuits, IEEETrans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 6, pp , Jun [18] L. Ding and P. Mazumder, On circuit techniques to improve Noise immunity of CMOS dynamic logic, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 9, pp ,Sep [19] H. F. Dadgour, R. V. Joshi, and K. Banerjee, A novel variation aware low power keeper architecture for wide fan-in dynamic gates, in Proc.DAC, 2006, pp
5 [20] V. Kursun and E. G. Friedman, Domino logic with variable threshold voltage keeper, IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. Syst., vol.11, no. 6, pp , Dec [21] C.-H. Hua, W. Hwang, and C.-K. Chen, Noise-tolerant XOR Based conditional keeper for high fan-in dynamic circuits, in Proc. IEEE Int. Symp. Circuits Syst., (ISCAS), 2005, pp [22] H. Mahmoodi-Meimand and K. Roy, Diode-footed domino: A leakage-tolerant high fan-in dynamic circuit design style, IEEE Trans. Circuits Syst., I, Reg. Papers, vol. 51, no. 3, pp , Mar [23] H. Nambu, K. Kanetani, K. Yamasaki, K. Higeta, M. Usami, Y. Fujimura K. Ando, T. Kusunoki, K. Yamaguchi, and N. Homma, A 1.8-ns access, 550-MHz, 4.5-Mb CMOS SRAM, IEEE J. Solid-State Circuits, vol. 33, no. 11, pp , Nov [24] S.Vangal, M. A. Anders, N.Borkar, E.Seligman,V.Govindarajalu V. Erraguntla, H. Wilson, A. Pangal, V. Veeramachaneni, J. W. Tschanz, Y. Ye, D. Somasekhar, and B. A. Bloechel, 5-GHz 32-bit integer execution core in 130-nm dual-vt CMOS, IEEE J. Solid-State Circuits, vol. 37, no. 11, pp , Nov [25] R. G. D. Jeyasingh and N. Bhat, Indian patent application /CHE/2007, May 01, [26] R. G. D. Jeyasingh and N. Bhat, PCT application PCT/IN2007/ , Jun. 26, [27] R. G. D. Jeyasingh and N. Bhat, A lowpower, process invariant keeper design for high speed dynamic logic circuits, in Proc. ISCAS, 2008,pp Salendra.Govindarajulu is working as an Associate Professor in the Dept. of Electronics & Communication Engg. at RGMCET, Nandyal, Andhra Pradesh, India. He presented more than 28 International/National Technical Papers. He is a Life Member of ISTE, New Delhi. His interest includes Low Power VLSI CMOS design. 38
Design of High Performance Arithmetic and Logic Circuits in DSM Technology
Design of High Performance Arithmetic and Logic Circuits in DSM Technology Salendra.Govindarajulu 1, Dr.T.Jayachandra Prasad 2, N.Ramanjaneyulu 3 1 Associate Professor, ECE, RGMCET, Nandyal, JNTU, A.P.Email:
More informationHigh Performance VLSI Design Using Body Biasing in Domino Logic Circuits
Salendra.Govindarajulu et. al. / (IJS) International Journal on omputer Science and ngineering Vol. 2, No. 5, 21, 1741-1745 High Performance VLSI esign Using ody iasing in omino Logic ircuits Salendra.Govindarajulu
More informationHigh Speed Low Power Noise Tolerant Multiple Bit Adder Circuit Design Using Domino Logic
High Speed Low Power Noise Tolerant Multiple Bit Adder Circuit Design Using Domino Logic M.Manikandan 2,Rajasri 2,A.Bharathi 3 Assistant Professor, IFET College of Engineering, Villupuram, india 1 M.E,
More informationHigh-Performance of Domino Logic Circuit for Wide Fan-In Gates Using Mentor Graphics Tools
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. II (Nov -Dec. 2015), PP 06-15 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org High-Performance of Domino Logic
More informationMinimizing the Sub Threshold Leakage for High Performance CMOS Circuits Using Stacked Sleep Technique
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 10, Number 3 (2017), pp. 323-335 International Research Publication House http://www.irphouse.com Minimizing the Sub Threshold Leakage
More informationDouble Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates
Double Stage Domino Technique: Low- Power High-Speed Noise-tolerant Domino Circuit for Wide Fan-In Gates R Ravikumar Department of Micro and Nano Electronics, VIT University, Vellore, India ravi10ee052@hotmail.com
More informationUnique Journal of Engineering and Advanced Sciences Available online: Research Article
ISSN 2348-375X Unique Journal of Engineering and Advanced Sciences Available online: www.ujconline.net Research Article WIDE FAN-IN GATES FOR COMBINATIONAL CIRCUITS USING CCD Mekala S 1 *, Meenakanimozhi
More informationWide Fan-In Gates for Combinational Circuits Using CCD
Wide Fan-In Gates for Combinational Circuits Using CCD Mekala.S Post Graduate Scholar, Nandha Engineering College, Erode, Tamil Nadu, India Abstract: A new domino circuit is proposed with low leakage and
More informationSleepy Keeper Approach for Power Performance Tuning in VLSI Design
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 6, Number 1 (2013), pp. 17-28 International Research Publication House http://www.irphouse.com Sleepy Keeper Approach
More informationIJMIE Volume 2, Issue 3 ISSN:
IJMIE Volume 2, Issue 3 ISSN: 2249-0558 VLSI DESIGN OF LOW POWER HIGH SPEED DOMINO LOGIC Ms. Rakhi R. Agrawal* Dr. S. A. Ladhake** Abstract: Simple to implement, low cost designs in CMOS Domino logic are
More informationISSN: [Kumar* et al., 6(5): May, 2017] Impact Factor: 4.116
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY IMPROVEMENT IN NOISE AND DELAY IN DOMINO CMOS LOGIC CIRCUIT Ankit Kumar*, Dr. A.K. Gautam * Student, M.Tech. (ECE), S.D. College
More informationCHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES
CHAPTER 3 PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES 41 In this chapter, performance characteristics of a two input NAND gate using existing subthreshold leakage
More information[Sri*, 4.(12): December, 2015] ISSN: (I2OR), Publication Impact Factor: 3.785
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY HIGH SPEED WIDE FAN-IN DATA SELECTOR USING CURRENT COMPARISON DOMINO IN SYNOPSYS HSPICE N. Kavya Sri*, Dr. B. Leela Kumari, K.Swetha
More informationLeakage Control Techniques for Designing Robust, Low Power Wide-OR Domino Logic for Sub-130nm CMOS Technologies
Leakage Control Techniques for Designing Robust, Low Power Wide-OR Domino Logic for Sub-30nm CMOS Technologies Bhaskar Chatterjee, Manoj Sachdev Ram Krishnamurthy * Department of Electrical and Computer
More informationNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 77-81 International Research Publication House http://www.irphouse.com Noise Tolerance Dynamic CMOS Logic
More informationEnergy-Efficient, Noise-Tolerant CMOS Domino VLSI Circuits in VDSM Technology
Energy-Efficient, Noise-Tolerant CMOS Domino VLSI Circuits in VDSM Technology Salendra.Govindarajulu 1, Dr.T.Jayachandra Prasad, C.Sreelakshmi 3, Chandrakala, U.Thirumalesh 5 1 Associate Professor, ECE,
More informationDesign and Analysis of Sram Cell for Reducing Leakage in Submicron Technologies Using Cadence Tool
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 2 Ver. II (Mar Apr. 2015), PP 52-57 www.iosrjournals.org Design and Analysis of
More informationA HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY
A HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY Jasbir kaur 1, Neeraj Singla 2 1 Assistant Professor, 2 PG Scholar Electronics and Communication
More informationLeakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique
Leakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique Anjana R 1 and Ajay K Somkuwar 2 Assistant Professor, Department of Electronics and Communication, Dr. K.N. Modi University,
More informationLEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY
LEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY B. DILIP 1, P. SURYA PRASAD 2 & R. S. G. BHAVANI 3 1&2 Dept. of ECE, MVGR college of Engineering,
More informationInvestigation on Performance of high speed CMOS Full adder Circuits
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Investigation on Performance of high speed CMOS Full adder Circuits 1 KATTUPALLI
More informationESTIMATION OF LEAKAGE POWER IN CMOS DIGITAL CIRCUIT STACKS
ESTIMATION OF LEAKAGE POWER IN CMOS DIGITAL CIRCUIT STACKS #1 MADDELA SURENDER-M.Tech Student #2 LOKULA BABITHA-Assistant Professor #3 U.GNANESHWARA CHARY-Assistant Professor Dept of ECE, B. V.Raju Institute
More informationLow Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage
Low Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage Surbhi Kushwah 1, Shipra Mishra 2 1 M.Tech. VLSI Design, NITM College Gwalior M.P. India 474001 2
More informationDesign of low power SRAM Cell with combined effect of sleep stack and variable body bias technique
Design of low power SRAM Cell with combined effect of sleep stack and variable body bias technique Anjana R 1, Dr. Ajay kumar somkuwar 2 1 Asst.Prof & ECE, Laxmi Institute of Technology, Gujarat 2 Professor
More informationZIGZAG KEEPER: A NEW APPROACH FOR LOW POWER CMOS CIRCUIT
ZIGZAG KEEPER: A NEW APPROACH FOR LOW POWER CMOS CIRCUIT Kaushal Kumar Nigam 1, Ashok Tiwari 2 Department of Electronics Sciences, University of Delhi, New Delhi 110005, India 1 Department of Electronic
More informationA Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design
A Literature Review on Leakage and Power Reduction Techniques in CMOS VLSI Design Anu Tonk Department of Electronics Engineering, YMCA University, Faridabad, Haryana tonkanu.saroha@gmail.com Shilpa Goyal
More informationDesign of a Low Voltage low Power Double tail comparator in 180nm cmos Technology
Research Paper American Journal of Engineering Research (AJER) e-issn : 2320-0847 p-issn : 2320-0936 Volume-3, Issue-9, pp-15-19 www.ajer.org Open Access Design of a Low Voltage low Power Double tail comparator
More informationPerformance Analysis of Novel Domino XNOR Gate in Sub 45nm CMOS Technology
Performance Analysis of Novel Domino Gate in Sub 45nm CMOS Technology AMIT KUMAR PANDEY, RAM AWADH MISHRA, RAJENDRA KUMAR NAGARIA Department of Electronics and Communication Engineering MNNIT Allahabad-211004
More informationLeakage Power Reduction by Using Sleep Methods
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 2 Issue 9 September 2013 Page No. 2842-2847 Leakage Power Reduction by Using Sleep Methods Vinay Kumar Madasu
More informationKEEPER DESIGNS FOR WIDE FAN IN DYNAMIC LOGIC
KEEPER DESIGNS FOR WIDE FAN IN DYNAMIC LOGIC Sarthak Bhuva 1 and Praneeta Kalsait 2 1 Electrical Engineering Dept, VJTI, H.R. Mahajani Marg, Mumbai-400019 2 Electrical Engineering Dept, VJTI, H.R. Mahajani
More informationImpact of Logic and Circuit Implementation on Full Adder Performance in 50-NM Technologies
Impact of Logic and Circuit Implementation on Full Adder Performance in 50-NM Technologies Mahesh Yerragudi 1, Immanuel Phopakura 2 1 PG STUDENT, AVR & SVR Engineering College & Technology, Nandyal, AP,
More informationLow Power and High Speed Multi Threshold Voltage Interface Circuits Sherif A. Tawfik and Volkan Kursun, Member, IEEE
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 1 Low Power and High Speed Multi Threshold Voltage Interface Circuits Sherif A. Tawfik and Volkan Kursun, Member, IEEE Abstract Employing
More informationReduction Of Leakage Current And Power In CMOS Circuits Using Stack Technique
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Reduction Of Leakage Current And Power In CMOS Circuits Using Stack Technique Mansi Gangele 1, K.Pitambar Patra 2 *(Department Of
More informationDesign and Implementation of Digital CMOS VLSI Circuits Using Dual Sub-Threshold Supply Voltages
RESEARCH ARTICLE OPEN ACCESS Design and Implementation of Digital CMOS VLSI Circuits Using Dual Sub-Threshold Supply Voltages A. Suvir Vikram *, Mrs. K. Srilakshmi ** And Mrs. Y. Syamala *** * M.Tech,
More informationUltra Low Power VLSI Design: A Review
International Journal of Emerging Engineering Research and Technology Volume 4, Issue 3, March 2016, PP 11-18 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Ultra Low Power VLSI Design: A Review G.Bharathi
More informationDomino Static Gates Final Design Report
Domino Static Gates Final Design Report Krishna Santhanam bstract Static circuit gates are the standard circuit devices used to build the major parts of digital circuits. Dynamic gates, such as domino
More informationAvailable online at ScienceDirect. Procedia Computer Science 46 (2015 )
Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 46 (2015 ) 1261 1267 International Conference on Information and Communication Technologies (ICICT 2014) Low leakage and
More informationISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 1, July 2013
Power Scaling in CMOS Circuits by Dual- Threshold Voltage Technique P.Sreenivasulu, P.khadar khan, Dr. K.Srinivasa Rao, Dr. A.Vinaya babu 1 Research Scholar, ECE Department, JNTU Kakinada, A.P, INDIA.
More informationPower Efficient and Noise Immune Domino Logic for Wide Fan in Gates
Power Efficient and Noise Immune Domino Logic for Wide Fan in Gates K.Venkata laxmi¹, B.Lakshmi² PG Student [VLSI], Dept. of ECE, GVP College of Engineering, Visakhapatnam, Andhra Pradesh, India 1 Assistant
More informationPower-Area trade-off for Different CMOS Design Technologies
Power-Area trade-off for Different CMOS Design Technologies Priyadarshini.V Department of ECE Sri Vishnu Engineering College for Women, Bhimavaram dpriya69@gmail.com Prof.G.R.L.V.N.Srinivasa Raju Head
More informationA Novel Approach for High Speed and Low Power 4-Bit Multiplier
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 3 (Nov. - Dec. 2012), PP 13-26 A Novel Approach for High Speed and Low Power 4-Bit Multiplier
More informationLow Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique
Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique M.Padmaja 1, N.V.Maheswara Rao 2 Post Graduate Scholar, Gayatri Vidya Parishad College of Engineering for Women, Affiliated to JNTU,
More informationStudy and Analysis of CMOS Carry Look Ahead Adder with Leakage Power Reduction Approaches
Indian Journal of Science and Technology, Vol 9(17), DOI: 10.17485/ijst/2016/v9i17/93111, May 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Study and Analysis of CMOS Carry Look Ahead Adder with
More informationPROCESS and environment parameter variations in scaled
1078 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 10, OCTOBER 2006 Reversed Temperature-Dependent Propagation Delay Characteristics in Nanometer CMOS Circuits Ranjith Kumar
More informationDESIGN OF EXTENDED 4-BIT FULL ADDER CIRCUIT USING HYBRID-CMOS LOGIC
DESIGN OF EXTENDED 4-BIT FULL ADDER CIRCUIT USING HYBRID-CMOS LOGIC 1 S.Varalakshmi, 2 M. Rajmohan, M.Tech, 3 P. Pandiaraj, M.Tech 1 M.Tech Department of ECE, 2, 3 Asst.Professor, Department of ECE, 1,
More informationSTATIC POWER OPTIMIZATION USING DUAL SUB-THRESHOLD SUPPLY VOLTAGES IN DIGITAL CMOS VLSI CIRCUITS
STATIC POWER OPTIMIZATION USING DUAL SUB-THRESHOLD SUPPLY VOLTAGES IN DIGITAL CMOS VLSI CIRCUITS Mrs. K. Srilakshmi 1, Mrs. Y. Syamala 2 and A. Suvir Vikram 3 1 Department of Electronics and Communication
More informationDesign & Analysis of Low Power Full Adder
1174 Design & Analysis of Low Power Full Adder Sana Fazal 1, Mohd Ahmer 2 1 Electronics & communication Engineering Integral University, Lucknow 2 Electronics & communication Engineering Integral University,
More informationA Comparative Analysis of Low Power and Area Efficient Digital Circuit Design
A Comparative Analysis of Low Power and Area Efficient Digital Circuit Design 1 B. Dilli Kumar, 2 A. Chandra Babu, 2 V. Prasad 1 Assistant Professor, Dept. of ECE, Yoganada Institute of Technology & Science,
More informationA NEW APPROACH FOR DELAY AND LEAKAGE POWER REDUCTION IN CMOS VLSI CIRCUITS
http:// A NEW APPROACH FOR DELAY AND LEAKAGE POWER REDUCTION IN CMOS VLSI CIRCUITS Ruchiyata Singh 1, A.S.M. Tripathi 2 1,2 Department of Electronics and Communication Engineering, Mangalayatan University
More informationImplementation of High Performance Carry Save Adder Using Domino Logic
Page 136 Implementation of High Performance Carry Save Adder Using Domino Logic T.Jayasimha 1, Daka Lakshmi 2, M.Gokula Lakshmi 3, S.Kiruthiga 4 and K.Kaviya 5 1 Assistant Professor, Department of ECE,
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationRead/Write Stability Improvement of 8T Sram Cell Using Schmitt Trigger
International Journal of Scientific and Research Publications, Volume 5, Issue 2, February 2015 1 Read/Write Stability Improvement of 8T Sram Cell Using Schmitt Trigger Dr. A. Senthil Kumar *,I.Manju **,
More informationPerformance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for Low Power Design
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719 Vol. 3, Issue 6 (June. 2013), V1 PP 14-21 Performance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for
More informationNovel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology
Novel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology 1 Mahesha NB #1 #1 Lecturer Department of Electronics & Communication Engineering, Rai Technology University nbmahesh512@gmail.com
More information12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders
12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders Mr.Devanaboina Ramu, M.tech Dept. of Electronics and Communication Engineering Sri Vasavi Institute of
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More informationEnergy Efficiency of Power-Gating in Low-Power Clocked Storage Elements
Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements Christophe Giacomotto 1, Mandeep Singh 1, Milena Vratonjic 1, Vojin G. Oklobdzija 1 1 Advanced Computer systems Engineering Laboratory,
More informationISSN:
343 Comparison of different design techniques of XOR & AND gate using EDA simulation tool RAZIA SULTANA 1, * JAGANNATH SAMANTA 1 M.TECH-STUDENT, ECE, Haldia Institute of Technology, Haldia, INDIA ECE,
More informationA Novel Dual Stack Sleep Technique for Reactivation Noise suppression in MTCMOS circuits
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 3 (Sep. Oct. 2013), PP 32-37 e-issn: 2319 4200, p-issn No. : 2319 4197 A Novel Dual Stack Sleep Technique for Reactivation Noise suppression
More informationISSN:
1061 Area Leakage Power and delay Optimization BY Switched High V TH Logic UDAY PANWAR 1, KAVITA KHARE 2 12 Department of Electronics and Communication Engineering, MANIT, Bhopal 1 panwaruday1@gmail.com,
More informationA Case Study of Nanoscale FPGA Programmable Switches with Low Power
A Case Study of Nanoscale FPGA Programmable Switches with Low Power V.Elamaran 1, Har Narayan Upadhyay 2 1 Assistant Professor, Department of ECE, School of EEE SASTRA University, Tamilnadu - 613401, India
More informationDesign and Implement of Low Power Consumption SRAM Based on Single Port Sense Amplifier in 65 nm
Journal of Computer and Communications, 2015, 3, 164-168 Published Online November 2015 in SciRes. http://www.scirp.org/journal/jcc http://dx.doi.org/10.4236/jcc.2015.311026 Design and Implement of Low
More informationDesign Of Arthematic Logic Unit using GDI adder and multiplexer 1
Design Of Arthematic Logic Unit using GDI adder and multiplexer 1 M.Vishala, 2 Maddana, 1 PG Scholar, Dept of VLSI System Design, Geetanjali college of engineering & technology, 2 HOD Dept of ECE, Geetanjali
More informationComparison of Power Dissipation in inverter using SVL Techniques
Comparison of Power Dissipation in inverter using SVL Techniques K. Kalai Selvi Assistant Professor, Dept. of Electronics & Communication Engineering, Government College of Engineering, Tirunelveli, India
More informationDesign of 32-bit ALU using Low Power Energy Efficient Full Adder Circuits
Design of 32-bit ALU using Low Power Energy Efficient Full Adder Circuits Priyadarshini.V Department of ECE Gudlavalleru Engieering College,Gudlavalleru darshiniv708@gmail.com Ramya.P Department of ECE
More informationCmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash Adc
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 2, Ver. II (Mar.-Apr. 2017), PP 20-27 www.iosrjournals.org Cmos Full Adder and
More informationA High Performance Variable Body Biasing Design with Low Power Clocking System Using MTCMOS
A High Performance Variable Body Biasing Design with Low Power Clocking System Using MTCMOS G.Lourds Sheeba Department of VLSI Design Madha Engineering College, Chennai, India Abstract - This paper investigates
More informationTotal reduction of leakage power through combined effect of Sleep stack and variable body biasing technique
Total reduction of leakage power through combined effect of Sleep and variable body biasing technique Anjana R 1, Ajay kumar somkuwar 2 Abstract Leakage power consumption has become a major concern for
More informationCOMPARISON AMONG DIFFERENT CMOS INVERTER WITH STACK KEEPER APPROACH IN VLSI DESIGN
Journal of Engineering Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com COMPARISON AMONG DIFFERENT INVERTER WITH STACK KEEPER APPROACH IN VLSI DESIGN HARSHVARDHAN UPADHYAY* ABHISHEK CHOUBEY**
More informationIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 60, NO. 4, APRIL
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 60, NO. 4, APRIL 2013 965 Bitline Techniques With Dual Dynamic Nodes for Low-Power Register Files Rahul Singh, Gi-Moon Hong, and Suhwan
More informationCharacterization of 6T CMOS SRAM in 65nm and 120nm Technology using Low power Techniques
Characterization of 6T CMOS SRAM in 65nm and 120nm Technology using Low power Techniques Sumit Kumar Srivastavar 1, Er.Amit Kumar 2 1 Electronics Engineering Department, Institute of Engineering & Technology,
More informationDesign of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders
Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders B. Madhuri Dr.R. Prabhakar, M.Tech, Ph.D. bmadhusingh16@gmail.com rpr612@gmail.com M.Tech (VLSI&Embedded System Design) Vice
More informationA Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates
A Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates Anil Kumar 1 Kuldeep Singh 2 Student Assistant Professor Department of Electronics and Communication Engineering Guru Jambheshwar
More information4 principal of JNTU college of Eng., JNTUH, Kukatpally, Hyderabad, A.P, INDIA
Efficient Power Management Technique for Deep-Submicron Circuits P.Sreenivasulu 1, Ch.Aruna 2 Dr. K.Srinivasa Rao 3, Dr. A.Vinaya babu 4 1 Research Scholar, ECE Department, JNTU Kakinada, A.P, INDIA. 2
More informationDesign of Robust and power Efficient 8-Bit Ripple Carry Adder using Different Logic Styles
Design of Robust and power Efficient 8-Bit Ripple Carry Adder using Different Logic Styles Mangayarkkarasi M 1, Joseph Gladwin S 2 1 Assistant Professor, 2 Associate Professor 12 Department of ECE 1 Sri
More informationComparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits
Comparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits P. S. Aswale M. E. VLSI & Embedded Systems Department of E & TC Engineering SITRC, Nashik,
More informationDesign of Ultra-Low Power PMOS and NMOS for Nano Scale VLSI Circuits
Circuits and Systems, 2015, 6, 60-69 Published Online March 2015 in SciRes. http://www.scirp.org/journal/cs http://dx.doi.org/10.4236/cs.2015.63007 Design of Ultra-Low Power PMOS and NMOS for Nano Scale
More informationRELIABILITY ANALYSIS OF DYNAMIC LOGIC CIRCUITS UNDER TRANSISTOR AGING EFFECTS IN NANOTECHNOLOGY
RELIABILITY ANALYSIS OF DYNAMIC LOGIC CIRCUITS UNDER TRANSISTOR AGING EFFECTS IN NANOTECHNOLOGY A thesis work submitted to the faculty of San Francisco State University In partial fulfillment of The Requirements
More informationDesign and performance evaluation of a low-power dataline SRAM sense amplifier
Design and performance evaluation of a low-power dataline SRAM sense amplifier The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation
More informationLeakage Current Analysis
Current Analysis Hao Chen, Latriese Jackson, and Benjamin Choo ECE632 Fall 27 University of Virginia , , @virginia.edu Abstract Several common leakage current reduction methods such
More informationDesign and Implementation of combinational circuits in different low power logic styles
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. II (Nov -Dec. 2015), PP 01-05 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design and Implementation of
More informationDesign and Optimization of Half Subtractor Circuits for Low-Voltage Low-Power Applications
ABSTRACT Design and Optimization of Half Subtractor Circuits for Low-Voltage Low-Power Applications Abhishek Sharma,Gunakesh Sharma,Shipra ishra.tech. Embedded system & VLSI Design NIT,Gwalior.P. India
More informationArea and Power Efficient Pass Transistor Based (PTL) Full Adder Design
This work by IJARBEST is licensed under Creative Commons Attribution 4.0 International License. Available at https://www.ijarbest.com Area and Power Efficient Pass Transistor Based (PTL) Full Adder Design
More informationLeakage Power Reduction in 5-Bit Full Adder using Keeper & Footer Transistor
Leakage Power Reduction in 5-Bit Full Adder using Keeper & Footer Transistor Narendra Yadav 1, Vipin Kumar Gupta 2 1 Department of Electronics and Communication, Gyan Vihar University, Jaipur, Rajasthan,
More informationReduce Power Consumption for Digital Cmos Circuits Using Dvts Algoritham
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 5 Ver. II (Sep Oct. 2015), PP 109-115 www.iosrjournals.org Reduce Power Consumption
More informationDesign Of Level Shifter By Using Multi Supply Voltage
Design Of Level Shifter By Using Multi Supply Voltage Sowmiya J. 1, Karthika P.S 2, Dr. S Uma Maheswari 3, Puvaneswari G 1M. E. Student, Dept. of Electronics and Communication Engineering, Coimbatore Institute
More informationLow Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits using Modified Sleepy Keeper
IJECT Vo l. 6, Is s u e 4, Oc t - De c 2015 ISSN : 2230-7109 (Online) ISSN : 2230-9543 (Print) Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits using Modified Sleepy Keeper
More informationDesign of CMOS Based PLC Receiver
Available online at: http://www.ijmtst.com/vol3issue10.html International Journal for Modern Trends in Science and Technology ISSN: 2455-3778 :: Volume: 03, Issue No: 10, October 2017 Design of CMOS Based
More informationImplementation of Low Power High Speed Full Adder Using GDI Mux
Implementation of Low Power High Speed Full Adder Using GDI Mux Thanuja Kummuru M.Tech Student Department of ECE Audisankara College of Engineering and Technology. Abstract The binary adder is the critical
More informationInternational Journal of Advanced Research in Biology Engineering Science and Technology (IJARBEST)
Abstract NEW HIGH PERFORMANCE 4 BIT PARALLEL ADDER USING DOMINO LOGIC Department Of Electronics and Communication Engineering UG Scholar, SNS College of Engineering Bhuvaneswari.N [1], Hemalatha.V [2],
More informationLOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2
LOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2 1 M.Tech Student, Amity School of Engineering & Technology, India 2 Assistant Professor, Amity School of Engineering
More informationOn Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital VLSI
ELEN 689 606 Techniques for Layout Synthesis and Simulation in EDA Project Report On Chip Active Decoupling Capacitors for Supply Noise Reduction for Power Gating and Dynamic Dual Vdd Circuits in Digital
More informationDesign of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power Applications
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 3, Issue 11 (June 2014) PP: 1-7 Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power
More informationt Microprocessor Research Laboratories, Intel Corporation, Hillsboro, OR
AN ENERGY-EFFICIENT LEAKAGE-TOLERANT DYNAMIC CIRCUIT TECHNIQUE Lei Wang, Ram K. Krishnamurthyt, K. Soumyanatht, and Naresh R. Shanbhag Coordinated Science Laboratory, Department of Electrical and Computer
More informationCOMPREHENSIVE ANALYSIS OF ENHANCED CARRY-LOOK AHEAD ADDER USING DIFFERENT LOGIC STYLES
COMPREHENSIVE ANALYSIS OF ENHANCED CARRY-LOOK AHEAD ADDER USING DIFFERENT LOGIC STYLES PSowmya #1, Pia Sarah George #2, Samyuktha T #3, Nikita Grover #4, Mrs Manurathi *1 # BTech,Electronics and Communication,Karunya
More informationAnalysis of Low Power-High Speed Sense Amplifier in Submicron Technology
Voltage IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 02, 2014 ISSN (online): 2321-0613 Analysis of Low Power-High Speed Sense Amplifier in Submicron Technology Sunil
More informationA REPORT ON LOW POWER VLSI CURCUIT DESIGN
A REPORT ON LOW POWER VLSI CURCUIT DESIGN ABSTRACT Kumar Saurabh Prashant Mani Department of Electronics Communication Engineering SRM University, NCR Campus, Ghaziabad, India We survey state-of-the-art
More informationPerformance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE
RESEARCH ARTICLE OPEN ACCESS Performance Comparison of CMOS and Finfet Based Circuits At 45nm Technology Using SPICE Mugdha Sathe*, Dr. Nisha Sarwade** *(Department of Electrical Engineering, VJTI, Mumbai-19)
More informationDESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP
DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)
More informationA HIGH SPEED DYNAMIC RIPPLE CARRY ADDER
A HIGH SPEED DYNAMIC RIPPLE CARRY ADDER Y. Anil Kumar 1, M. Satyanarayana 2 1 Student, Department of ECE, MVGR College of Engineering, India. 2 Associate Professor, Department of ECE, MVGR College of Engineering,
More information