3G-SDI Equalizers. Design Guide. 1 of 12. Design Guide May 2010

Size: px
Start display at page:

Download "3G-SDI Equalizers. Design Guide. 1 of 12. Design Guide May 2010"

Transcription

1 3G-SDI Equalizers 1 of 12

2 Version ECR Date Changes and / or Modifications May 2010 New document. Contents Overview Power Stack-Up SDI Input and Output IRL Design BNC Connector Footprint IRL Compensation Network AC-Coupling Capacitor Crosstalk and Isolation Other Recommendations AGC Capacitor Analog Inputs/Outputs Squelch Adjust (SQ_ADJ) Output Control (OP_CTL) Cable Length Indicator (CLI) Digital Inputs/Outputs Methods to Avoid of 12

3 Overview This document serves as a reference for designing with Gennum s 3G Equalizers, including the GS2994, GS2993, GS2984 and GS2974A/B. This document contains two main areas of focus: 1. Recommended Schematic Designs. 2. Recommended PCB Layout Practices when designing with Gennum s 3G Equalizers. Figure A below shows the Typical Application Circuit of a 3G Equalizer such as the GS2993 Dual Output Equalizer. VCC_A VCC_O1 10nF VCC_O2 10nF 10nF nH 75Ω 75Ω 1μF 1μF 37.4Ω 470nF BYPASS SDI SDI SQ_ADJ OP1_CTL OP2_CTL OP1_EN OP2_EN GAIN_SEL SLEEP AGC AGC VEE_A VCC_A VCC_O1 VCC_O2 GS2993 VEE_O1 VEE_O2 SDO1 SDO1 SDO2 SDO2 CD CLI TAB μF 4.7μF 4.7μF 4.7μF TAB Figure A: GS2993 Typical Application Circuit 3 of 12

4 1. Power The GS2994 and GS2993 require a 3.3V power supply for the analog core, and a 3.3V/2.5V power supply for the digital inputs. Additionally, the outputs can be powered up with a 1.2V-3.3V power supply. Previous equalizers, such as the GS2984 and GS2974, require a single 3.3V power supply to power-up the entire device. The following guidelines are recommended when designing power for Gennum 3G Equalizers: Use coupled-power and coupled-ground planes (for example: use minimum spacing between the power and ground planes). Power and ground planes form a natural capacitor, which will increase the total capacitance Do not overlap power planes. If it is unavoidable, different power planes should be isolated from each other with a ground plane between them Power and ground planes should be placed near the component side. This will reduce the inductance of vias Bulk supply decoupling capacitors of 10μF and 100nF are recommended to filter-out high-frequency noise. Avoid the use of electrolytic capacitors for bulk decoupling. Instead, use high-quality, low-esr ceramic capacitors In addition to bulk supply decoupling, it is recommended to decouple each power supply pin individually with a 10nF capacitor. All decoupling capacitors should be placed as close as possible to the power and ground pin pairs of the device. Wherever possible, use two vias for each VCC and GND pin and flood the vias with copper as shown in Figure 1-1 Flood Copper Area V IA s to P ower 1mm VIAs to GND no thermal reliefs VEE VCC Figure 1-1: Local Decoupling The central paddle should be connected to ground with multiple vias for proper thermal conductivity. A minimum of five vias are recommended for the 16-pin QFN equalizers (GS2994, GS2984, GS2974), and nine vias for the 24-pin QFN equalizers (GS2993) Additional capacitors may be required, depending on the power supply incorporated in your design. Large noise transients on power supplies can cause undesirable effects for high-gain equalizers. 4 of 12

5 2. Stack-Up There are important stack-up recommendations to assist with controlled impedances on the component side, as well as minimizing reflections in the input transmission lines. Figure 2-1 shows the recommended stack-ups for four and six layer designs: CROSS SECTIONAL VIEW - 4 Layer Stack-Up FR4 10mil OPTION 1 Component Side GND REF CORE 42mil FR4 10mil PWR Opposite Side CROSS SECTIONAL VIEW - 6 Layer Stack-Up FR4 10mil CORE 4-6mil OPTION 1 OPTION 2 Component Side Component Side GND REF GND REF CONTROL PWR FR mil CORE 4-6mil FR4 10mil Figure 2-1: Recommended Stack-Up PWR GND REF Opposite Side CONTROL GND REF Opposite Side Table 2-1 shows the 75Ω transmission line width parameters based on a recommended 10mil dielectric thickness between the high-speed routing layer and the associated ground reference layer (standard FR4 material is assumed for all calculations). Table 2-1: Input Transmission Line Width Parameters Parameter Recommended Value Dielectric constant 4.00 Dielectric height (mil) 10 Copper thickness, including copper plating process (mil) 1.85 Transmission line width (mil) 8.16 Impedance (Ω) 75 5 of 12

6 3. SDI Input and Output Although Gennum's 3G Equalizers support differential inputs, typically 75Ω single-ended inputs and 100Ω differential outputs are used. The following general guidelines are recommended when designing the transmission lines for the 3G Equalizers: Input trace lengths should be minimized Differential pairs should be closely matched, and curved rather than sharp-angled Any discontinuity (impedance transitions) should be avoided on the transmission lines No silk-screen should be allowed on these traces to ensure an accurate impedance 1μF ceramic AC-coupling capacitors are recommended for the input and 4.7μF ceramic capacitors are recommended for the output, as shown in the typical application circuit. If interfaced to other Gennum devices such as the GS2985 or GS2965 reclockers, DC-coupling may be used on the output Typically, input transmission lines should have 75Ω single-ended controlled impedance, while output transmission lines should have 100Ω differential controlled impedance Non-transmission line components should be placed at a minimum distance of 10x the transmission line width away from transmission lines or transmission line components. For example: if the transmission line is 0.2mm wide, the closest non-transmission line component should be placed at least 2mm away whenever possible) Antipads are recommended to deal with transmission line component parasitics. The antipad sizes used on evaluation boards are given in figures below. These antipad sizes are specific to FR4 dielectric with a 10mil dielectric thickness between the top routing layer and the associated ground layer 0.51mm 0.51mm 0.60mm 0.51mm 0402 PAD 0402 PAD ANTIPAD 0.80mm TX LINE Figure 3-1: Series 0402 Component Antipad 6 of 12

7 0.51mm 0402 PAD 0.51mm TX LINE reduced 0.60mm ANTIPAD 0.51mm 0402 PAD Figure 3-2: Shunt 0402 Component Antipad ANTIPAD 0.96mm 0.81mm 0603 PAD 1.20mm 0603 PAD TX LINE 0.61mm 1.80mm Figure 3-3: Series 0603 Component Antipad Antipads are defined as specific sized absences of copper in all inner layers directly underneath a transmission line component. While there should be no signal routing underneath any antipads, it is recommended that a well stitched copper pour attached to the ground net is used on the back side of the board underneath these antipads to help EMI. Figure 3-4 shows the cross section and top view of a PCB around a series transmission line component. The transmission line on either side of this component can also be seen. 7 of 12

8 CROSS-SECTIONAL VIEW - Transmission Line 0402/0603 Component FR4 CORE FR4 CORE FR4 Transmission Line Component Copper Absence SIDE A GND REF PWR CONTROL/GND GND REF SIDE B Solid Ground On Bottom Layer Under Antipad TOP VIEW - Transmission Line Component Component Pads 0402/0603 Component Transmission Line Antipad Figure 3-4: Cross-Sectional and Top View of PCB Underneath Transmission Line Component 4. IRL Design This section contains recommendations that should be followed to obtain a good Input Return Loss (IRL) when designing with Gennum 3G Equalizers. 4.1 BNC Connector Footprint It is important to have a good BNC launch. The BNC footprint signal pin width should closely match the transmission line width. Antipads may be required within the BNC footprint to minimize the impedance mismatch. 4.2 IRL Compensation Network The IRL compensation network should consist of a 75Ω resistor in parallel with an inductor. The type of inductor used in the IRL compensation network is critical for good performance. For best performance, select a chip inductor with a good tolerance and a high self-resonant frequency, such as the LQG15HS series Murata inductors. A value of 6.2nH is recommended, although this may vary with board layout. 4.3 AC-Coupling Capacitor It is recommended to use a 1μF ceramic capacitor with a voltage rating of 10V or more to AC-couple the inputs. The pad size should closely match the transmission line width to avoid impedance discontinuities. It is also recommended to use antipads (as defined in the previous sections) to compensate for the parasitic effects of the capacitor package. 8 of 12

9 5. Crosstalk and Isolation When designing systems with multiple 3G Equalizers, care needs to be exercised to minimize input-to-input, output-to-output, and output-to-input coupling. There are several ways to reduce coupling as outlined below. Use an appropriate stack-up, allowing high-speed signals to have an uninterrupted return path with a solid reference plane directly beneath the signal layer Use isolation ground pours to isolate adjacent outputs and inputs. The output pour should be separated from the input pour by at least 40mils. The pours should be placed far enough from the transmission lines and transmission line components to not affect the controlled-impedances An example of adequate perimeter stitching is shown in Figure 5-1 Route differential outputs coupled for as long as possible Use proper local decoupling techniques as described in this guide. Use only high-quality decoupling capacitors Correctly terminate all unused inputs and outputs Output to Input Separation Pour Perimeter Stitching Input 3G EQ Output Large gap to maintain controlled impedance Input Isolation Pour stitched to ground Output Isolation Pour stitched to ground Input 3G EQ Output Input 3G EQ Output Figure 5-1: Example of Adequate Perimeter Stitching 9 of 12

10 6. Other Recommendations 6.1 AGC Capacitor For optimum performance, please read the data sheet of the device in question and refer to the recommended typical application circuit. Two AGC capacitors are required for the GS2974A/B equalizers, while only one AGC capacitor is required for the GS2984, GS2994 and GS2993 equalizers, as shown in Figure 6-1. AGC AGC AGC AGC 470nF 470nF 470nF AGC Circuit for the GS2974A/B Figure 6-1: AGC Circuits AGC Circuit for the GS2984, GS2994 & GS Analog Inputs/Outputs Squelch Adjust (SQ_ADJ) GS2984/GS2994/GS2993 only The SQ_ADJ input can change the threshold of the CD pin on the GS2984, GS2994 and GS2993 through voltage level variances. In applications where programmable squelch is not required, the SQ_ADJ pin can be left unconnected. Please refer to the device data sheet for setting details when using the SQ_ADJ and Sleep options Output Control (OP_CTL) GS2994/GS2993 only The output control pins are analog inputs used to control the output swing, de-emphasis and mute features of the outputs. When connected to ground, the output swing is 800mV with no de-emphasis, and when connected to 3.3V, the output is muted. Please refer to the GS2994/GS2993 data sheets for a complete list of settings Cable Length Indicator (CLI) GS2993 only The output at the Cable Length Indicator (CLI) pin is an analog voltage with a range of 0V to 3.3V. The output voltage varies monotonically with cable length. 10 of 12

11 6.3 Digital Inputs/Outputs Generally, digital inputs have a pull-down or a pull-up with a 100kΩ equivalent resistance. Please consult the data sheet of the device in question for more details. 6.4 Methods to Avoid Do not remove large copper areas from underneath the input transmission line components. Instead, antipads (as defined in this guide) should be used for optimized performance. When using antipads, use a copper pour attached to the ground net on the bottom of the board. This acts as a shield from sources of interference. Avoid breaks in the high-speed signal reference plane. Never reference high-speed signals to power planes. Always use a ground reference plane. If a ground plane is not available, re-design the stack-up so that a ground layer is used as a reference. The use of loosely-coupled co-planar waveguides and poorly-stitched copper pours within the vicinity of the transmission lines is not recommended. In most situations, the copper areas can couple unwanted energy into sensitive inputs such as the EQ's input. Avoid the use of electrolytic capacitors for decoupling. Instead, use high-quality ceramic capacitors and route with microstrip transmission lines. 11 of 12

12 DOCUMENT IDENTIFICATION DESIGN GUIDE Information relating to this product and the application or design described herein is believed to be reliable, however such information is provided as a guide only and Gennum assumes no liability for any errors in this document, or for the application or design described herein. Gennum reserves the right to make changes to the product or this document at any time without notice. GENNUM CORPORATE HEADQUARTERS 4281 Harvester Road, Burlington, Ontario L7L 5M4 Canada CAUTION ELECTROSTATIC SENSITIVE DEVICES DO NOT OPEN PACKAGES OR HANDLE EXCEPT AT A STATIC-FREE WORKSTATION Phone: +1 (905) Fax: +1 (905) corporate@gennum.com OTTAWA 232 Herzberg Road, Suite 101 Kanata, Ontario K2K 2A1 Canada Phone: +1 (613) Fax: +1 (613) CALGARY st St. N.W., Suite 210 Calgary, Alberta T2L 2K7 Canada Phone: +1 (403) UNITED KINGDOM North Building, Walden Court Parsonage Lane, Bishop s Stortford Hertfordshire, CM23 5DB United Kingdom Phone: Fax: INDIA #208(A), Nirmala Plaza, Airport Road, Forest Park Square Bhubaneswar India Phone: +91 (674) Fax: +91 (674) SNOWBUSH IP - A DIVISION OF GENNUM 439 University Ave. Suite 1700 Toronto, Ontario M5G 1Y8 Canada Phone: +1 (416) Fax: +1 (416) sales@snowbush.com Web Site: MEXICO 288-A Paseo de Maravillas Jesus Ma., Aguascalientes Mexico Phone: +1 (416) JAPAN KK Shinjuku Green Tower Building 27F , Nishi Shinjuku Shinjuku-ku, Tokyo, Japan Phone: +81 (03) Fax: +81 (03) gennum-japan@gennum.com Web Site: TAIWAN 6F-4, No.51, Sec.2, Keelung Rd. Sinyi District, Taipei City Taiwan R.O.C. Phone: (886) Fax: (886) gennum-taiwan@gennum.com GERMANY Hainbuchenstraße Muenchen (Munich), Germany Phone: Fax: gennum-germany@gennum.com NORTH AMERICA WESTERN REGION 691 South Milpitas Blvd., Suite #200 Milpitas, CA United States Phone: +1 (408) Fax: +1 (408) naw_sales@gennum.com NORTH AMERICA EASTERN REGION 4281 Harvester Road Burlington, Ontario L7L 5M4 Canada Phone: +1 (905) Fax: +1 (905) nae_sales@gennum.com Gennum Corporation assumes no liability for any errors or omissions in this document, or for the use of the circuits or devices described herein. The sale of the circuit or device described herein does not imply any patent license, and Gennum makes no representation that the circuit or device is free from patent infringement. All other trademarks mentioned are the properties of their respective owners. GENNUM and the Gennum logo are registered trademarks of Gennum Corporation. Copyright 2010 Gennum Corporation. All rights reserved of 12

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing... PI3DPX1207B Layout Guideline Table of Contents 1 Layout Design Guideline... 2 1.1 Power and GROUND... 2 1.2 High-speed Signal Routing... 3 2 PI3DPX1207B EVB layout... 8 3 Related Reference... 8 Page 1

More information

Application Note 5525

Application Note 5525 Using the Wafer Scale Packaged Detector in 2 to 6 GHz Applications Application Note 5525 Introduction The is a broadband directional coupler with integrated temperature compensated detector designed for

More information

CMT211xA Schematic and PCB Layout Design Guideline

CMT211xA Schematic and PCB Layout Design Guideline AN101 CMT211xA Schematic and PCB Layout Design Guideline 1. Introduction The purpose of this document is to provide the guidelines to design a low-power CMT211xA transmitter with the maximized output power,

More information

High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516

High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516 High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516 APPLICATION REPORT: SLMA003A Boyd Barrie Bus Solutions Mixed Signals DSP Solutions September 1998 IMPORTANT NOTICE Texas Instruments

More information

CMT2300AW Schematic and PCB Layout Design Guideline

CMT2300AW Schematic and PCB Layout Design Guideline AN141 CMT2300AW Schematic and PCB Layout Design Guideline Introduction This document is the CMT2300AW Application Development Guideline. It will explain how to design and use the CMT2300AW schematic and

More information

CMT2210A Schematic and PCB Layout Design Guideline

CMT2210A Schematic and PCB Layout Design Guideline AN107 CMT2210A Schematic and PCB Layout Design Guideline 1. Introduction The purpose of this document is to provide the guidelines to design a low power consumption, low BOM and high sensitivity CMT2210A

More information

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.

More information

PCI-EXPRESS CLOCK SOURCE. Features

PCI-EXPRESS CLOCK SOURCE. Features DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.

More information

Texas Instruments DisplayPort Design Guide

Texas Instruments DisplayPort Design Guide Texas Instruments DisplayPort Design Guide April 2009 1 High Speed Interface Applications Introduction This application note presents design guidelines, helping users of Texas Instruments DisplayPort devices

More information

20 MHz to 500 MHz IF Gain Block ADL5531

20 MHz to 500 MHz IF Gain Block ADL5531 20 MHz to 500 MHz IF Gain Block ADL5531 FEATURES Fixed gain of 20 db Operation up to 500 MHz Input/output internally matched to 50 Ω Integrated bias control circuit Output IP3 41 dbm at 70 MHz 39 dbm at

More information

Mini Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM2301-MINI

Mini Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM2301-MINI Mini Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM30-MINI FEATURES DC power supply accepts.5 V to 5.5 V Single-ended and differential input capability Extremely small board size allows

More information

Mini Modules Castellation Pin Layout Guidelines - For External Antenna

Mini Modules Castellation Pin Layout Guidelines - For External Antenna User Guide Mini Modules Castellation Pin Layout Guidelines - For External Antenna Dcoument No: 0011-00-17-03-000 (Issue B) INTRODUCTION The MeshConnect EM35x Mini Modules (ZICM35xSP0-1C and ZICM35xSP2-1C)

More information

Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device

Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device NXP Semiconductors Document Number: AN5377 Application Note Rev. 2, Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE 802.15.4 Device 1. Introduction This application note describes Printed

More information

RFPA5542 WLAN POWER AMPLIFIER 5 GHz WLAN PA (11a/n/ac)

RFPA5542 WLAN POWER AMPLIFIER 5 GHz WLAN PA (11a/n/ac) RFPA5542 WLAN POWER AMPLIFIER 5 GHz WLAN PA (11a/n/ac) Introduction This application note explains the operation of the RFPA5542 5GHz WLAN PA. The RFPA5542 is a three-stage power amplifier (PA) designed

More information

MAX2045/MAX2046/MAX2047 Evaluation Kits

MAX2045/MAX2046/MAX2047 Evaluation Kits 19-2793; Rev 0a; 4/03 MAX2045/MAX2046/MAX2047 Evaluation Kits General Description The MAX2045/MAX2046/MAX2047 evaluation kits (EV kits) simplify evaluation of the MAX2045/MAX2046/ MAX2047 vector multipliers.

More information

Intel 82566/82562V Layout Checklist (version 1.0)

Intel 82566/82562V Layout Checklist (version 1.0) Intel 82566/82562V Layout Checklist (version 1.0) Project Name Fab Revision Date Designer Intel Contact SECTION CHECK ITEMS REMARKS DONE General Ethernet Controller Obtain the most recent product documentation

More information

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior

More information

AN3385 Application note

AN3385 Application note Application note 50 W + 50 W dual BTL class-d audio amplifier demonstration board based on the TDA7492 Introduction This application note describes the STEVAL-CCA027V1 demonstration board designed for

More information

NOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets

NOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets NOT RECOMMENDED FOR NEW DESIGNS Low Voltage 1.2V/1.8V/2.5V CML 2x2 Crosspoint Switch 6.4Gbps with Equalization General Description The is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML 2x2 crosspoint

More information

20 MHz to 500 MHz IF Gain Block ADL5531

20 MHz to 500 MHz IF Gain Block ADL5531 Data Sheet FEATURES Fixed gain of 20 db Operation up to 500 MHz Input/output internally matched to 50 Ω Integrated bias control circuit Output IP3 41 dbm at 70 MHz 39 dbm at 190 MHz Output 1 db compression:

More information

EVAL-RHF310V1. EVAL-RHF310V1 evaluation board. Features. Description

EVAL-RHF310V1. EVAL-RHF310V1 evaluation board. Features. Description evaluation board Data brief Features Mounted Engineering Model RHF310K1: Rad-hard, 120 MHz, operational amplifier (see RHF310 datasheet for further information) Mounted components (ready-to-use) Material:

More information

The purpose of this document is to provide the guidelines to design a low power consumption, low BOM and high

The purpose of this document is to provide the guidelines to design a low power consumption, low BOM and high 1. Introduction The purpose of this document is to provide the guidelines to design a low power consumption, low BOM and high sensitivity CMT2210A Receiver. 2. CMT2210A Schematics Guidelines The CMT2210A

More information

Maxim Integrated Products 1

Maxim Integrated Products 1 19-3533; Rev 0; 1/05 MAX9996 Evaluation Kit General Description The MAX9996 evaluation kit (EV kit) simplifies the evaluation of the MAX9996 UMTS, DCS, and PCS base-station downconversion mixer. It is

More information

LM2462 Monolithic Triple 3 ns CRT Driver

LM2462 Monolithic Triple 3 ns CRT Driver LM2462 Monolithic Triple 3 ns CRT Driver General Description The LM2462 is an integrated high voltage CRT driver circuit designed for use in color monitor applications. The IC contains three high input

More information

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.

More information

LM2412 Monolithic Triple 2.8 ns CRT Driver

LM2412 Monolithic Triple 2.8 ns CRT Driver Monolithic Triple 2.8 ns CRT Driver General Description The is an integrated high voltage CRT driver circuit designed for use in high resolution color monitor applications. The IC contains three high input

More information

SY56216R. General Description. Features. Applications. Functional Block Diagram. Markets

SY56216R. General Description. Features. Applications. Functional Block Diagram. Markets Low Voltage 1.2V/1.8V/2.5V CML Dual Channel Buffer 4.5GHz/6.4Gbps with Equalization General Description The is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML Dual Channel Buffer with input equalization.

More information

NOT RECOMMENDED LOGIC COMPARATOR DC RESTORER STANDARD SELECT VCO FUNCTIONAL BLOCK DIAGRAM

NOT RECOMMENDED LOGIC COMPARATOR DC RESTORER STANDARD SELECT VCO FUNCTIONAL BLOCK DIAGRAM GENLINX GS9005B Serial Digital Receiver FEATURES DEVICE DESCRIPTION SHEET automatic cable equalization (typically 300m of high quality cable at 270Mb/s) fully compatible with SMPTE 259M and operational

More information

LM V Monolithic Triple Channel 15 MHz CRT DTV Driver

LM V Monolithic Triple Channel 15 MHz CRT DTV Driver 220V Monolithic Triple Channel 15 MHz CRT DTV Driver General Description The is a triple channel high voltage CRT driver circuit designed for use in DTV applications. The IC contains three high input impedance,

More information

4 GHz to 18 GHz Divide-by-4 Prescaler ADF5001

4 GHz to 18 GHz Divide-by-4 Prescaler ADF5001 4 GHz to 18 GHz Divide-by-4 Prescaler ADF5001 FEATURES Divide-by-4 prescaler High frequency operation: 4 GHz to 18 GHz Integrated RF decoupling capacitors Low power consumption Active mode: 30 ma Power-down

More information

M02140 Evaluation Module. User Guide

M02140 Evaluation Module. User Guide M02140 Evaluation Module User Guide 02140-EVMD-001-B June 2004 Revision History Revision Level Date Description B Final 06/25/2004 Update LOS Resistor Values A Final 06/25/2002 Initial Release 2004, Mindspeed

More information

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features

2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential

More information

AN2837 Application note

AN2837 Application note Application note Positive to negative buck-boost converter using ST1S03 asynchronous switching regulator Abstract The ST1S03 is a 1.5 A, 1.5 MHz adjustable step-down switching regulator housed in a DFN6

More information

40V, 3A, 500KHz DC/DC Buck Converter

40V, 3A, 500KHz DC/DC Buck Converter 40V, 3A, 500KHz DC/DC Buck Converter Product Description The is an efficiency and low-cost buck converter with integrated low RDS(ON) high-side 100mΩ MOSFET switch. It is capable of delivering 3A continuous

More information

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products Introduction The differential trace impedance of HDMI is specified at 100Ω±15% in Test ID 8-8 in HDMI Compliance Test Specification Rev.1.2a and

More information

GS6080. Gennum Products. Features. Description. Applications

GS6080. Gennum Products. Features. Description. Applications Gennum Products Features SMPTE ST 424, SMPTE ST 292 and SMPTE ST 259 compliant Supports DVB-ASI at 270Mb/s Supports data rates from 270Mb/s to 6.25Gb/s Wide common-mode range input buffer 100mV sensitivity

More information

4 GHz to 18 GHz Divide-by-8 Prescaler ADF5002

4 GHz to 18 GHz Divide-by-8 Prescaler ADF5002 4 GHz to 18 GHz Divide-by-8 Prescaler ADF5002 FEATURES Divide-by-8 prescaler High frequency operation: 4 GHz to 18 GHz Integrated RF decoupling capacitors Low power consumption Active mode: 30 ma Power-down

More information

TECHNICAL REPORT: CVEL Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors

TECHNICAL REPORT: CVEL Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors TECHNICAL REPORT: CVEL-14-059 Parasitic Inductance Cancellation for Filtering to Chassis Ground Using Surface Mount Capacitors Andrew J. McDowell and Dr. Todd H. Hubing Clemson University April 30, 2014

More information

Reference Guide RG-00110

Reference Guide RG-00110 Amplified HumPRO TM Series RF Transceiver PCB Layout Guide Introduction The Amplified HumPRO TM Series RF transceiver module has obtained a modular approval from the United States FCC and Industry Canada.

More information

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)

More information

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET DATASHEET MK1714-01 Description The MK1714-01 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread spectrum designed to generate high frequency clocks

More information

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET DATASHEET MK1714-02 Description The MK1714-02 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread designed to generate high frequency clocks with low

More information

2. Design Recommendations when Using EZRadioPRO RF ICs

2. Design Recommendations when Using EZRadioPRO RF ICs EZRADIOPRO LAYOUT DESIGN GUIDE 1. Introduction The purpose of this application note is to help users design EZRadioPRO PCBs using design practices that allow for good RF performance. This application note

More information

MPC5606E: Design for Performance and Electromagnetic Compatibility

MPC5606E: Design for Performance and Electromagnetic Compatibility Freescale Semiconductor, Inc. Document Number: AN5100 Application Note MPC5606E: Design for Performance and Electromagnetic Compatibility by: Tomas Kulig 1. Introduction This document provides information

More information

Chapter 16 PCB Layout and Stackup

Chapter 16 PCB Layout and Stackup Chapter 16 PCB Layout and Stackup Electromagnetic Compatibility Engineering by Henry W. Ott Foreword The PCB represents the physical implementation of the schematic. The proper design and layout of a printed

More information

RT9199. Cost-Effective, 2A Peak Sink/Source Bus Termination Regulator. General Description. Features. Applications. Ordering Information

RT9199. Cost-Effective, 2A Peak Sink/Source Bus Termination Regulator. General Description. Features. Applications. Ordering Information General Description The is a simple, cost-effective and high-speed linear regulator designed to generate termination voltage in double data rate (DDR) memory system to comply with the devices requirements.

More information

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5 PCB Design Guidelines for GPS chipset designs The main sections of this white paper are laid out follows: Section 1 Introduction Section 2 RF Design Issues Section 3 Sirf Receiver layout guidelines Section

More information

AN4819 Application note

AN4819 Application note Application note PCB design guidelines for the BlueNRG-1 device Introduction The BlueNRG1 is a very low power Bluetooth low energy (BLE) single-mode system-on-chip compliant with Bluetooth specification

More information

1 Introduction External Component Requirements AC Coupling Capacitors on high speed lanes... 2

1 Introduction External Component Requirements AC Coupling Capacitors on high speed lanes... 2 PI3TB212 PI3TB212 Thunderbolt Application Information Table of Contents 1 Introduction... 2 2 External Component Requirements... 2 2.1 AC Coupling Capacitors on high speed lanes... 2 2.2 Pull-down Resistor

More information

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split? NEEDS 2006 workshop Advanced Topics in EMC Design Tim Williams Elmac Services C o n s u l t a n c y a n d t r a i n i n g i n e l e c t r o m a g n e t i c c o m p a t i b i l i t y e-mail timw@elmac.co.uk

More information

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology

More information

MINIMIZING EMI EFFECTS DURING PCB LAYOUT OF Z8/Z8PLUS CIRCUITS

MINIMIZING EMI EFFECTS DURING PCB LAYOUT OF Z8/Z8PLUS CIRCUITS APPLICATION NOTE MINIMIZING EMI EFFECTS DURING PCB LAYOUT OF Z8/Z8PLUS CIRCUITS INTRODUCTION The Z8/Z8Plus families have redefined ease-of-use by being the simplest 8-bit microcontrollers to program. Combined

More information

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET DATASHEET Description The generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS patented Phase-Locked

More information

DESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO

DESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO 1.GHz to 2.GHz Receiver Front End FEATURES 1.V to 5.25V Supply Dual LNA Gain Setting: +13.5dB/ db at Double-Balanced Mixer Internal LO Buffer LNA Input Internally Matched Low Supply Current: 23mA Low Shutdown

More information

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01 DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide

More information

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET DATASHEET ICS10-52 Description The ICS10-52 generates a low EMI output clock from a clock or crystal input. The device uses ICS proprietary mix of analog and digital Phase-Locked Loop (PLL) technology

More information

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental

More information

AP3403. General Description. Features. Applications. Typical Application Schematic. A Product Line of Diodes Incorporated

AP3403. General Description. Features. Applications. Typical Application Schematic. A Product Line of Diodes Incorporated General Description APPLICATION NOTE 1123 600mA STEP-DOWN DC/DC CONVERTER WITH SYNCHRONOUS RECTIFIER The is a 2.0MHz fixed frequency, current mode, PWM synchronous buck (step-down) DC-DC converter, capable

More information

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses

More information

Maxim Integrated Products 1

Maxim Integrated Products 1 19-0569; Rev 0; 5/06 MAX2041 Evaluation Kit General Description The MAX2041 evaluation kit (EV kit) simplifies the evaluation of the MAX2041 UMTS, DCS, and PCS base-station up/downconversion mixer. It

More information

Application Note 5012

Application Note 5012 MGA-61563 High Performance GaAs MMIC Amplifier Application Note 5012 Application Information The MGA-61563 is a high performance GaAs MMIC amplifier fabricated with Avago Technologies E-pHEMT process and

More information

Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM2335

Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM2335 Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM2335 FEATURES Single-ended and differential input capability User-friendly interface connection Optimized EMI suppression filter assembled

More information

AN1441 Application note

AN1441 Application note Application note ST890: a high side switch for PCMCIA and USB applications Introduction The ST890 is a low voltage, P-channel MOSFET power switch, intended for high side load switching applications. Its

More information

LD A ultra low-dropout voltage regulator. Applications. Description. Features

LD A ultra low-dropout voltage regulator. Applications. Description. Features 1.5 A ultra low-dropout voltage regulator Applications Datasheet - production data PPAK DFN6 (3x3 mm) Graphics processors PC add-in cards Microprocessor core voltage supply Low voltage digital ICs High

More information

DB Evaluation board using PD85004 for 900 MHz 2-way radio. Features. Description

DB Evaluation board using PD85004 for 900 MHz 2-way radio. Features. Description Evaluation board using PD85004 for 900 MHz 2-way radio Features Excellent thermal stability Frequency: 860-960 MHz Supply voltage: 13.6 V Output power: 4 W Power gain: 17.4 ± 0.3 db Efficiency: 56 % -

More information

DC to 1000 MHz IF Gain Block ADL5530

DC to 1000 MHz IF Gain Block ADL5530 Data Sheet FEATURES Fixed gain of 16. db Operation up to MHz 37 dbm Output Third-Order Intercept (OIP3) 3 db noise figure Input/output internally matched to Ω Stable temperature and power supply 3 V or

More information

SM6661AB. Post-amplifier for Gyroscope OVERVIEW FEATURES PINOUT APPLICATIONS PACKAGE DIMENSIONS ORDERING INFORMATION

SM6661AB. Post-amplifier for Gyroscope OVERVIEW FEATURES PINOUT APPLICATIONS PACKAGE DIMENSIONS ORDERING INFORMATION Post-amplifier for Gyroscope OVERVIEW The SM6661A is a post-amplifier for use in combination with gyroscope ICs. The SM6661A has a built-in 2- system post-amplifier, so that it can amplify two output signals

More information

Analog Technologies. ATI2202 Step-Down DC/DC Converter ATI2202. Fixed Frequency: 340 khz

Analog Technologies. ATI2202 Step-Down DC/DC Converter ATI2202. Fixed Frequency: 340 khz Step-Down DC/DC Converter Fixed Frequency: 340 khz APPLICATIONS LED Drive Low Noise Voltage Source/ Current Source Distributed Power Systems Networking Systems FPGA, DSP, ASIC Power Supplies Notebook Computers

More information

MIC4414/4415. General Description. Features. Applications. Typical Application. 1.5A, 4.5V to 18V, Low-Side MOSFET Driver

MIC4414/4415. General Description. Features. Applications. Typical Application. 1.5A, 4.5V to 18V, Low-Side MOSFET Driver MIC4414/4415 1.5A, 4.5V to 18V, Low-Side MOSFET Driver General Description The MIC4414 and MIC4415 are low-side MOSFET drivers designed to switch an N-channel enhancement type MOSFET in low-side switch

More information

Understanding, measuring, and reducing output noise in DC/DC switching regulators

Understanding, measuring, and reducing output noise in DC/DC switching regulators Understanding, measuring, and reducing output noise in DC/DC switching regulators Practical tips for output noise reduction Katelyn Wiggenhorn, Applications Engineer, Buck Switching Regulators Robert Blattner,

More information

400 MHz to 4000 MHz Low Noise Amplifier ADL5523

400 MHz to 4000 MHz Low Noise Amplifier ADL5523 FEATURES Operation from MHz to MHz Noise figure of. db at 9 MHz Requires few external components Integrated active bias control circuit Integrated dc blocking capacitors Adjustable bias for low power applications

More information

UM0920 User manual. 4 W non-isolated, wide input-voltage range SMPS demonstration board based on the VIPer16. Introduction

UM0920 User manual. 4 W non-isolated, wide input-voltage range SMPS demonstration board based on the VIPer16. Introduction User manual 4 W non-isolated, wide input-voltage range SMPS demonstration board based on the VIPer16 Introduction The purpose of this document is to provide information for the STEVAL-ISA071V2 switched

More information

GX4201 Wideband, Monolithic 1x1 Video Crosspoint Switch

GX4201 Wideband, Monolithic 1x1 Video Crosspoint Switch GX21 Wideband, Monolithic 1x1 Video Crosspoint Switch DATA SHEET FEATURES - db bandwidth, MHz with C L = pf off isolation at 1 MHz, db differential phase and gain at. MHz,.1 &.2% µw disabled power consumption

More information

AN1736 Application note VIPower: VIPer22A dual output reference board 90 to 264 VAC input, 10W output Introduction

AN1736 Application note VIPower: VIPer22A dual output reference board 90 to 264 VAC input, 10W output Introduction Application note VIPower: VIPer22A dual output reference board 90 to 264 VAC input, 10W output Introduction This is an off-line wide range VIPer22A dual outputs power supply at a switching frequency of

More information

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.

More information

AD9300 SPECIFICATIONS ELECTRICAL CHARACTERISTICS ( V S = 12 V 5%; C L = 10 pf; R L = 2 k, unless otherwise noted) COMMERCIAL 0 C to +70 C Test AD9300K

AD9300 SPECIFICATIONS ELECTRICAL CHARACTERISTICS ( V S = 12 V 5%; C L = 10 pf; R L = 2 k, unless otherwise noted) COMMERCIAL 0 C to +70 C Test AD9300K a FEATURES 34 MHz Full Power Bandwidth 0.1 db Gain Flatness to 8 MHz 72 db Crosstalk Rejection @ 10 MHz 0.03 /0.01% Differential Phase/Gain Cascadable for Switch Matrices MIL-STD-883 Compliant Versions

More information

400 MHz to 4000 MHz ½ Watt RF Driver Amplifier ADL5324

400 MHz to 4000 MHz ½ Watt RF Driver Amplifier ADL5324 Data Sheet FEATURES Operation from MHz to MHz Gain of 14.6 db at 21 MHz OIP of 4.1 dbm at 21 MHz P1dB of 29.1 dbm at 21 MHz Noise figure of.8 db Dynamically adjustable bias Adjustable power supply bias:.

More information

GB4571 Video Buffer with Precision Strobed DC Restore

GB4571 Video Buffer with Precision Strobed DC Restore GB Video Buffer with Precision Strobed DC Restore DATA SHEET FEATURES DESCRIPTION accurate clamping to within ± mv less than mv clamping distortion variable clamping range ( + 3.0 V to -. V) ultra low

More information

Maxim Integrated Products 1

Maxim Integrated Products 1 19-2888; Rev 0; 5/03 General Description The MAX2055 evaluation kit (EV kit) simplifies the evaluation of the MAX2055 high-linearity, digitally controlled, variable-gain analog-to-digital converter (ADC)

More information

Features. Applications SOT-23-5

Features. Applications SOT-23-5 135MHz, Low-Power SOT-23-5 Op Amp General Description The is a high-speed, unity-gain stable operational amplifier. It provides a gain-bandwidth product of 135MHz with a very low, 2.4mA supply current,

More information

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET PRELIMINARY DATASHEET ICS348-22 Description The ICS348-22 synthesizer generates up to 9 high-quality, high-frequency clock outputs including multiple reference clocks from a low frequency crystal or clock

More information

Maxim Integrated Products 1

Maxim Integrated Products 1 19-3041; Rev 0 ; 10/03 General Description The MAX3748A evaluation kit (EV Kit) simplifies evaluation of the MAX3748A limiting amplifier. The EV kit allows for quick threshold level selections, provides

More information

GX434 Monolithic 4x1 Video Multiplexer

GX434 Monolithic 4x1 Video Multiplexer Monolithic x Video Multiplexer DATA SHEET FEATURES low differential gain: 0.0% typ. at. MHz low differential phase: 0.0 deg. typ. at. MHz low insertion loss: 0.0 db max at 00 khz low disabled power consumption:.

More information

20 MHz to 6 GHz RF/IF Gain Block ADL5542

20 MHz to 6 GHz RF/IF Gain Block ADL5542 FEATURES Fixed gain of db Operation up to 6 GHz Input/output internally matched to Ω Integrated bias control circuit Output IP3 46 dbm at MHz 4 dbm at 9 MHz Output 1 db compression:.6 db at 9 MHz Noise

More information

Features. Gain: 14.5 db. Electrical Specifications [1] [2] = +25 C, Rbias = 825 Ohms for Vdd = 5V, Rbias = 5.76k Ohms for Vdd = 3V

Features. Gain: 14.5 db. Electrical Specifications [1] [2] = +25 C, Rbias = 825 Ohms for Vdd = 5V, Rbias = 5.76k Ohms for Vdd = 3V Typical Applications The HMC77ALP3E is ideal for: Fixed Wireless and LTE/WiMAX/4G BTS & Infrastructure Repeaters and Femtocells Public Safety Radio Access Points Functional Diagram Features Noise Figure:.

More information

User s Manual ISL71218MEVAL1Z. User s Manual: Evaluation Board. High Reliability Space

User s Manual ISL71218MEVAL1Z. User s Manual: Evaluation Board. High Reliability Space User s Manual ISL71218MEVAL1Z User s Manual: Evaluation Board High Reliability Space Rev. Aug 217 USER S MANUAL ISL71218MEVAL1Z Evaluation Board UG139 Rev.. 1. Overview The ISL71218MEVAL1Z evaluation platform

More information

100 MHz to 30 GHz, Silicon SPDT Switch ADRF5020

100 MHz to 30 GHz, Silicon SPDT Switch ADRF5020 FEATURES Ultrawideband frequency range: 1 MHz to 3 GHz Nonreflective 5 Ω design Low insertion loss:. db to 3 GHz High isolation: 6 db to 3 GHz High input linearity 1 db power compression (P1dB): 8 dbm

More information

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET

ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts

More information

MULTI-DDC112 BOARD DESIGN

MULTI-DDC112 BOARD DESIGN MULTI-C BOARD DESIGN By Jim Todsen and Dave Milligan The C is capable of being daisy chained for use in systems with a large number of channels. To help in designing such a system, this application note

More information

RT A, Low Input Voltage, Ultra-Low Dropout LDO Regulator with Enable. Features. General Description. Applications. Ordering Information

RT A, Low Input Voltage, Ultra-Low Dropout LDO Regulator with Enable. Features. General Description. Applications. Ordering Information RT2516 2A, Low Input Voltage, Ultra-Low Dropout LDO Regulator with Enable General Description The RT2516 is a high performance positive voltage regulator designed for use in applications requiring ultra-low

More information

87x. MGA GHz 3 V Low Current GaAs MMIC LNA. Data Sheet

87x. MGA GHz 3 V Low Current GaAs MMIC LNA. Data Sheet MGA-876 GHz V Low Current GaAs MMIC LNA Data Sheet Description Avago s MGA-876 is an economical, easy-to-use GaAs MMIC amplifier that offers low noise and excellent gain for applications from to GHz. Packaged

More information

SN W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

SN W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit 2.6W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION The SN200 is a 2.6W high efficiency filter-free class-d audio power amplifier in a.5 mm.5 mm wafer chip scale package (WCSP) that requires

More information

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal

MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal DATASHEET MK2059-01 Description The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is

More information

LM2405 Monolithic Triple 7 ns CRT Driver

LM2405 Monolithic Triple 7 ns CRT Driver LM2405 Monolithic Triple 7 ns CRT Driver General Description The LM2405 is an integrated high voltage CRT driver circuit designed for use in color monitor applications The IC contains three high input

More information

TL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER

TL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER 8-Bit Resolution Linearity... ±1/2 LSB Maximum Differential Nonlinearity...±1/2 LSB Maximum Conversion Rate...60 MHz Min Nominal Output Signal Operating Range V CC to V CC 1 V TTL Digital Input Voltage

More information

DC to 1000 MHz IF Gain Block ADL5530

DC to 1000 MHz IF Gain Block ADL5530 DC to MHz IF Gain Block ADL3 FEATURES Fixed gain of 6. db Operation up to MHz 37 dbm Output Third-Order Intercept (OIP3) 3 db noise figure Input/output internally matched to Ω Stable temperature and power

More information

400 MHz 4000 MHz Low Noise Amplifier ADL5521

400 MHz 4000 MHz Low Noise Amplifier ADL5521 FEATURES Operation from 400 MHz to 4000 MHz Noise figure of 0.8 db at 900 MHz Including external input match Gain of 20.0 db at 900 MHz OIP3 of 37.7 dbm at 900 MHz P1dB of 22.0 dbm at 900 MHz Integrated

More information

Application Note 5460

Application Note 5460 MGA-89 High Linearity Amplifier with Low Operating Current for 9 MHz to. GHz Applications Application Note 6 Introduction The Avago MGA-89 is a high dynamic range amplifier designed for applications in

More information

BROADBAND DISTRIBUTED AMPLIFIER

BROADBAND DISTRIBUTED AMPLIFIER ADM-126-83SM The ADM-126-83SM is a broadband, efficient GaAs PHEMT distributed amplifier with an integrated bias tee in a 4mm QFN surface mount package, designed to provide efficient LO drive for T3 mixers.

More information

Dual Input 3A Ultra Low Dropout Voltage Regulator

Dual Input 3A Ultra Low Dropout Voltage Regulator Dual Input 3A Ultra Low Dropout Voltage Regulator Product Description The series LDOs are Dual Input Ultra Low Dropout linear voltage regulators that provide low-voltage (V REF = 0.8V), high-current output

More information