INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
|
|
- Blaise Bishop
- 5 years ago
- Views:
Transcription
1 INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN ISSN (Print) ISSN (Online) Volume 3, Issue 3, October- December (2012), pp IAEME: Journal Impact Factor (2012): (Calculated by GISI) IJECET I A E M E IMPLEMENTATION & PERFORMANCE ANALYSIS OF CORDIC IN OFDM BASED WLAN SYSTEM USING VHDL Mr. Sandeep Bidwai 1, Mrs. Saylee S. Bidwai 2, Prof. Dr. S.P. Patil 3,Mrs. Sunita S. Shinde 4 ABSTRACT This paper is focused on the implementation of CO-ordinate Rotation Digital Ccomputer (CORDIC) algorithm in wireless Local Area Network (WLAN) receiver. The primary task is to create a VHDL description for CORDIC vector rotation algorithm. The basic work has been carried out in MATLAB. The VHDL implementation of the CORDIC algorithm is based on the results obtained from the MATLAB s simulation environment. The main task is to make the calculated angle value point the vector to the same constellation point, not to nearest one. This is the cause that determines the required accuracy of the angle calculation. It takes the closest vectors in the signal constellation as input. CORDIC moduld to which the calculated angle is given as input to comput the sine and cosine functions using Simulink. Last Step includes the analysis of CORDIC algorithm using VHDL and the simulation results. Key Words: CORDIC, VHDL, WLAN I INTRODUCTION The COordinate Rotation DIgital Computer algorithm was developed by Volder in 1959.[1] Additional theoratical work has been carried by Walther[2] in All trigonometric functions can be computed using vector rotation. It rotates the vector, step by step, with a given angle. Additional theoretical work has been done by Walther in The main principle of CORDIC are calculations based on shift registers and adders instead of multiplications, what saves much hardware resources. CORDIC is used for polar to rectangular and rectangular to polar conversions and also for calculation of trigonometric functions, vector magnitude and in some transformations, like discrete Fourier transform (DFT) or discrete cosine transform (DCT). In particular case, the CORDIC algorithm is used in Wireless Local Area Network (WLAN) by receivers. This paper is organized in five sections. Section II contains the block diagram of CORDIC algorithm, it s architecture. Section III includes the OFDM Based WLAN transmitter design to generate the phase angle. CORDIC moduld to which the calculated angle 103
2 theta is given as input to comput the sine and cosine functions using Simulink with related CORDIC equations. Section IV deals with the varification process in which 2QN format data has been varified whether CORDIC module analysed in VHDL producing the same length of data. Section V includes the simulation results. Few important aspects are highlighted in the paper. To cover all aspects is beyound the scope of this paper. II. BLOCK DIAGRAM OF CORDIC Figure 1 represents the block diagram of conventional CORDIC algorithm, based on ripple carry adders or sub tractors Figure.1 Block diagram of CORDIC [3] An adder/subtractor (A/S), depending on a selection input, performs an addition or a subtraction. This input indicates whether an operand is negative. The basic cell of A/S is decomposed by two functions with 4 bits input each. One of them is for calculating the output and another to transmit the carry. According to this an N bit A/S can fit in (2N+1)/2 CLBs (configurable logic block). The additional half CLB is required for introducing the least significant bit (LSB) one in case of the substraction. The critical path here is indicated by the ripple carry propagation and the routing delay of the A/S wire. This net has a fan out of 2N in this case. It decreases the performance of the circuit and it is the main disadvantage of conventional CORDIC implementations. As the solution to this, redundant arithmetic could be used to increase the speed of the CORDIC. Implementation avoids the carry propagation from the LSB to the most significant bit (MSB), due to its carry free property. Redundant arithmetic is good to accelerate those operations, which have a long propagation delay. On the other hand redundant arithmetic also has some disadvantages. For example, it is impossible to detect the sign of a redundant number without checking all the digits which expects a propagation from the MSB to the LSB. Another problem, that the redundant arithmetic uses digit set { 1,0,1}, and needs more hardware resources to execute simple tasks, than the 104
3 conventional one which uses digit set { 1,1}. According to results of the research, the redundant arithmetic is more accurate, but it needs much more hardware than the conventional arithmetic and for this reason conventional arithmetic has been used in this work. [3] Similar kind of functionalities III OFDM BASED WLAN TRANSMITTER Figure 2 OFDM based WLAN Transmitter Figure 2 shows the Orthogonal Frequency Division Multiplexing (OFDM) based Wirless LAN transmitter designed in MATLAB simulink. The basic objective is to provide the angle theta to the CORDIC block for further processing. The signal coming from multipath fadding and Added White Gaussian Nnoise (AWGN) has magnitude and phase. The magnitude is terminated and the angle theta is provided in the form of.mat file which is interm connected to the next CORDIC environment shown in Figure 2. The data source used here is Bernoulli Binary source which is connected to RS encoder for encoding the generated signal. The modulation technique used here is Quadrature Phase shift Keying (QPSK) and mapping is done. The cyclic prefix is added with the signal. Training bits are inserted in training block which is next converted from parallel to serial data. This data is given to multipath fadding channel along with AWGN.[4] Figure 3 CORDIC module to implement Sine and Cosine (MATLAB Design) 105
4 Above figure 3 shows the CORDIC module for Sine and cosine functions using Embedded MATLAB function block. The CORDIC module has set with inbuilt sine and cosine functions and processed with standard reference sine and sine signals and compaired. In the output it is clear that the nature of sine and cosine signals are near about same. Thus we have varified the performance of prepared CORDIC module with standard The basic equations for vector rotation are x = cos(θ)[x-ytan(θ)] y = cos(θ)[y+xtan(θ)] θ=rotation angle. (1) where x and y are original coordinates before rotation and x and y are the coordinates after rotation. This equatationcan be simplified by assuming that the tangent is a power of 2. tan(θ) = + 2 (-n) (2) Then any angle of rotation can be obtained by performing successive smaller rotations. This assumption help us to write equation (1) in the form of iterative operations. Xn+1 = Kn [xn-yndn 2 (-n) ] Yn+1 = Kn [yn+xndn 2 (-n) ] Zn+1 = zn dnatan 2 (-n) Kn = cos(atan 2 -n )) = (-2n) Dn=+1 (3) These equations can be used in two different modes: rotation mode and vector mode. In rotation mode, the input vector rotates by a specific angle. In vector mode, the input vector rotates to the x axis. [5] In rotation mode the following equations are used: Xn+1 = Kn [xn yndn 2 (-n) ] Yn+1 = Kn[yn + xndn 2 (-n) ] Zn+1 = zn dnatan2 (-n) ] Dn=-1 if zn<0,+1otherwise (4) Result after n iterations can be given as Xn = Gn[x0cos(θ0) y0 sine(θ0)] Yn = Gn [y0cos (θ0) + x0 sine(θ0)] θn =0 Gn = n (5) Where G is constant and approaches to when n approaches to infinity. In vector mode the following equations are used: Xn+1 = Kn [n yndn 2 (-n) ] Yn+1 = Kn [yn + xndn 2 (-n) ] Zn+1 = zn- dn.atan2 (-n) dn=+1,if yn<0, -1 otherwise (6) results after n iterations can be given as x n = Gn x y 0 2 y n = 0 θn = θ 0 + atan (y 0 /x 0 ) 106
5 Gn= 1+ 2 (-2n) (7) To calculate the sine and cosine functions, the CORDIC algorithm in rotational mode is used. The initial conditions are: X 0 = 1/ Gn Y 0 = 0 Using these initial conditions equation 5 reduces to Xn = cos (θ0) (8) Yn = sin (θ0) (9) From the above equatations, the angle theta is calculated from the OFDM based WLAN system and given to CORDIC module designed in simulink to implement the trignometric functions like Sine and Cosine. The result of MATLAB code created for phase rotation is as shown in Figure 4 which shows that phase rotation of incomming vectors is shifted to 45 deg.s using CORDIC. The MATLAB code has been created to produce the reference angle in CORDIC fashion. This angle has been given to CORDIC module designed in simulink to get Sine and Cosine. Figure 4 phase rotation using CORDIC The output wave for CORDIC sine-cosine & it s difference with reference sine-cosine is as shown in following figure.5. It is found that cordic module gives the same output as regular sine-cosine module with small amplitude difference. 107
6 IV Varification process Figure 5 CORDIC implementation for Sine & Cosine i.steps of Verification: 1. In simulation results count 7 bits of Xn from right side 2. After that Put radix point 3. Observe the 8th bit, if it is 0, then for all remaining LHS bits put +ve sign. 4. And if it is 1, put ve sign. Repeat the same procedure for Yn. ii. Q format Signed numbers: A QN format number is an N bit 2 s complement binary number; a sign bit followed by an N bit mantissa (fraction).qn format can be used to express numbers in the range -1 to (1-2-N). An XQN format number is a QN format number left shifted by X bits. XQN format can be used to express numbers in the range: ( -2X ) to ( 2X - 2(X-N) ). Table 2. 2QN format Phase SB D8 D7 D6 D5 D4 D3 D2 D pi pi ^ binary point Above table gives the example of XQN format numbers. Where binary point has been put up after seventh bit from RHS and eighth bit is observed. If that bit is 0,then all the bits to LHS are considered to be +ve sign and if it is 1, then all bits to LHS are considered to be ve sign. 108
7 iii. Verification: Z0 = ( ) 2 = (A ) 16 = ( ) 10 Therefore, Xn = Sine (Z0) = -0.5 Yn = Cosine (Z0) = 0.8 The results from simulation are.. Xn = Yn = Following the procedure for verification, Xn = two s compliment ( ) 2 therefore Xn=( -0.5) 10 Similar steps can be follwed for Yn. So that we can conclude as per the CORDIC data format the outputs are in 2QN format and varified using testbenches waveforms in VHDL as shown in Figure 7. V CORDIC- VHDL results Using HDL coder tool box in MATLAB Simulink, the CORDIC model is converted from Simulink into the HDL files in order to varify the performance of CORDIC algorithm in VHDL. The RTL schematic for CORDIC module is as shown in Figure 6. The input length in the form of Z0 is maintained 24 bits. The inputs are applied in the CORDIC formats in 1QN format. And the respective output is observed in 2 QN format by performing the simulation of test benches of the module in Modelsim simultor. Figure 6 CORDIC module in VHDL The inputs given to module in terms of Z0 is in the CORDIC data format. The output is observed in x(n) and y(n) i.e. cosine and sine functions as discussed previously. Figure 6 109
8 indicates the digital output waveforms from main CORDIC module. As the clock is kept high, the output is observed at xn and yn. Following table 1 shows the device utilization summary. Table 1 Summary of device utilization Device utilization Summary(estimated values) Logic Utilization Used Available Utilization No. of Slices % No. of slices Flip Flops % No. of 4 input LUTs % No. of bonded IOBs % No. of MULT 18X18s % No. of GCLKs % Also the output waveforms after execution of the test bench of the main CORDIC module are shown in figure 6 as the outputs are as xn and yn. The input bit sequence taken is of 24-bits. But as per QN formet of CORDIC, only 7-bits from right hand side have condidered. The value of z 0 given as input is in binary & at the time of simulation the values of xn & yn come in the 2Qn format. For verification of results, the values of xn & yn has to be converted back to the binary form. Figure 7 shows the output wave forms of every block in CORDIC module varifying the resepctive outputs of every sub-blocks designed in simulink environment. CONCLUSION Figure 7 output wave forms for Main CORDIC module The CORDIC module designed in MATLAB simulink has more flexibility to implement the trignometric functions like Sine and Cosine. The CORDIC rotations can be used to perform the operations on the given input angle to rotate it to the desired direction with which magnitude and phase can be computed. Finaly the VHDL module varifies the performance of CORDIC module with the help of Modelsim simulator 110
9 REFERENCES [1] Volder J.E., "The CORDIC Trigonometric Computing Technique", IRE Trans. Electronic Computers, vol. EC 8, pp , [2] Walter J.S. "A Unified Algorithm for Elementary Functions", Proc. Spring. Joint Comput. Conference, vol. 38, pp , Jul [3]Anastasia Lashko, Oleg Zakaznov, VHDL implementation of CORDIC algorithm for wireless LAN, Master thesis performed in Electronics Systems, LiTH ISY EX 3515,Linköping, [4] Sandell M., van de Beek J. J., Börjesson P.: "Timing and Frequency Synchronization in OFDM Systems Using the Cyclic Prefix", pp 16 19, Essen, Germany, Desember [5] Ray Andraka, A Survey of CORDIC algorithms for FPGA based computers,andraka consulting group, inc. ACM /98/01, page no. 3,1998. ABOUT AUTHOR(S) Mr. Sandeep S. Bidwai,Working as a Asst. Professor in E & TC Dept, at ADCET Ashta, Dist- Sangli (MS- INDIA). Completed his BE (E & TC) from B.A.M. University Aurangabad (MS) & ME (Electronics)from Sivaji University Kolhapur (MS). He has 6 Yrs of teaching experience & field of interest VLSI design & Wireless Communication. Life member of ISTE. and Journal. Mrs. Saylee S. Bidwai, Working as a Asst. Professor in E &TC Dept, at ADCET Ashta, Dist- Sangli (MS- INDIA). Completed her BE (Electronics) from SRT university Nanded (MS) & ME (Electronics)from Shivaji University kolhapur (MS). She has 6.5 Yrs of teaching experience & field of interest VLSI design. Life member of ISTE. She has published 2 research papers in International conference biomedical Dr. S.P.Patil,Presently working as Principal Of Karmayogi College of Engg. P andharpur, (MS- INDIA). He has completed his BE, ME (Electronics) & PhD from Shivaji University, Kolhapur & He has 27 Years of Teaching & Administration experience. His areas of interests are Signal processing & engineering. He has published 5 Enginieering Books. He has published research papers in 36 conferences and 8 journals. Life member of ISTE, IETE. Mrs. Sunita S. Shinde received the Bachelor s degree, Masters degree in Electronics Engineering from Shivaji University, Kolhapur, Maharashtra. She is pursuing Ph.D. at VTU Belgaum. She is having 14 years teaching experience. Her field of interest is Wireless communication, Adhoc Networks. She is a life member of ISTE. She wrote three books on Computer Networks. 111
Design of NCO by Using CORDIC Algorithm in ASIC-FPGA Technology
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 9 (2013), pp. 1109-1114 Research India Publications http://www.ripublication.com/aeee.htm Design of NCO by Using CORDIC
More informationCOMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) COMPARATIVE ANALYSIS OF MULTI STAGE CORDIC USING MICRO-ROTATION TECHNIQUE
International INTERNATIONAL Journal of Electronics JOURNAL and Communication OF ELECTRONICS Engineering & Technology AND (IJECET), COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) ISSN 0976 6464(Print)
More informationCHAPTER 4 DDS USING HWP CORDIC ALGORITHM
90 CHAPTER 4 DDS USING HWP CORDIC ALGORITHM 4.1 INTRODUCTION Conventional DDFS implementations have disadvantages in area and power (Song and Kim 2004b). The conventional implementation of DDS is a brute-force
More informationDesign and Implementation of 4-QAM Architecture for OFDM Communication System in VHDL using Xilinx
Design and Implementation of 4-QAM Architecture for OFDM Communication System in VHDL using Xilinx 1 Mr.Gaurang Rajan, 2 Prof. Kiran Trivedi 3 Prof.R.M.Soni 1 PG student (EC), S.S.E.C., Bhavnagar-Gujarat
More informationHigh speed all digital phase locked loop (DPLL) using pipelined carrier synthesis techniques
High speed all digital phase locked loop (DPLL) using pipelined carrier synthesis techniques T.Kranthi Kiran, Dr.PS.Sarma Abstract DPLLs are used widely in communications systems like radio, telecommunications,
More informationTHE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS
Journal of ELECTRICAL ENGINEERING, VOL. 60, NO. 1, 2009, 43 47 THE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS Rastislav Róka For the exploitation of PLC modems, it is necessary to
More informationDESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA
International Journal of Advanced Research in Engineering and Technology (IJARET) Volume 10, Issue 1, January February 2019, pp. 88 94, Article ID: IJARET_10_01_009 Available online at http://www.iaeme.com/ijaret/issues.asp?jtype=ijaret&vtype=10&itype=1
More informationFPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog
FPGA Implementation of Digital Techniques BPSK and QPSK using HDL Verilog Neeta Tanawade P. G. Department M.B.E.S. College of Engineering, Ambajogai, India Sagun Sudhansu P. G. Department M.B.E.S. College
More informationINTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET)
INTERNATIONAL JOURNAL OF ADVANCED RESEARCH IN ENGINEERING AND TECHNOLOGY (IJARET) International Journal of Advanced Research in Engineering and Technology (IJARET), ISSN 0976 ISSN 0976-6480 (Print) ISSN
More informationOptimized BPSK and QAM Techniques for OFDM Systems
I J C T A, 9(6), 2016, pp. 2759-2766 International Science Press ISSN: 0974-5572 Optimized BPSK and QAM Techniques for OFDM Systems Manikandan J.* and M. Manikandan** ABSTRACT A modulation is a process
More informationCORDIC Based Digital Modulator Systems
ISSN (Online) : 239-8753 ISSN (Print) : 2347-67 An ISO 3297: 27 Certified Organization Volume 3, Special Issue 5, July 24 Technology [IC - IASET 24] Toc H Institute of Science & Technology, Arakunnam,
More informationRotation of Coordinates With Given Angle And To Calculate Sine/Cosine Using Cordic Algorithm
Rotation of Coordinates With Given Angle And To Calculate Sine/Cosine Using Cordic Algorithm A. Ramya Bharathi, M.Tech Student, GITAM University Hyderabad ABSTRACT This year, 2015 make CORDIC (COordinate
More informationInternational Journal of Scientific & Engineering Research, Volume 5, Issue 11, November ISSN
International Journal of Scientific & Engineering Research, Volume 5, Issue 11, November-2014 1470 Design and implementation of an efficient OFDM communication using fused floating point FFT Pamidi Lakshmi
More informationHardware implementation of Zero-force Precoded MIMO OFDM system to reduce BER
Hardware implementation of Zero-force Precoded MIMO OFDM system to reduce BER Deepak Kumar S Nadiger 1, Meena Priya Dharshini 2 P.G. Student, Department of Electronics & communication Engineering, CMRIT
More informationImplementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST
ǁ Volume 02 - Issue 01 ǁ January 2017 ǁ PP. 06-14 Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST Ms. Deepali P. Sukhdeve Assistant Professor Department
More informationAn Optimized Direct Digital Frequency. Synthesizer (DDFS)
Contemporary Engineering Sciences, Vol. 7, 2014, no. 9, 427-433 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2014.4326 An Optimized Direct Digital Frequency Synthesizer (DDFS) B. Prakash
More informationImplementation and Comparative analysis of Orthogonal Frequency Division Multiplexing (OFDM) Signaling Rashmi Choudhary
Implementation and Comparative analysis of Orthogonal Frequency Division Multiplexing (OFDM) Signaling Rashmi Choudhary M.Tech Scholar, ECE Department,SKIT, Jaipur, Abstract Orthogonal Frequency Division
More informationDIRECT DIGITAL SYNTHESIS BASED CORDIC ALGORITHM: A NOVEL APPROACH TOWARDS DIGITAL MODULATIONS
DIRECT DIGITAL SYNTHESIS BASED CORDIC ALGORITHM: A NOVEL APPROACH TOWARDS DIGITAL MODULATIONS Prajakta J. Katkar 1, Yogesh S. Angal 2 1 PG student with Department of Electronics and telecommunication,
More informationHardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719, Volume 2, Issue 10 (October 2012), PP 54-58 Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator Thotamsetty
More informationCORDIC Algorithm Implementation in FPGA for Computation of Sine & Cosine Signals
International Journal of Scientific & Engineering Research, Volume 2, Issue 12, December-2011 1 CORDIC Algorithm Implementation in FPGA for Computation of Sine & Cosine Signals Hunny Pahuja, Lavish Kansal,
More informationMohd Ahmer, Mohammad Haris Bin Anwar and Amsal Subhan ijesird, Vol. I (XI) May 2015/422
Implementation of CORDIC on FPGA using VHDL to compare word serial & pipelined architecture. Mohd Ahmer 1, Mohammad Haris Bin Anwar 2, Amsal Subhan 3 Lecturer 1, Lecturer 2 M.Tech. Student 3 Department
More informationPerformance Evaluation of Wireless Communication System Employing DWT-OFDM using Simulink Model
Performance Evaluation of Wireless Communication System Employing DWT-OFDM using Simulink Model M. Prem Anand 1 Rudrashish Roy 2 1 Assistant Professor 2 M.E Student 1,2 Department of Electronics & Communication
More informationImplementing WiMAX OFDM Timing and Frequency Offset Estimation in Lattice FPGAs
Implementing WiMAX OFDM Timing and Frequency Offset Estimation in Lattice FPGAs November 2005 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationOPTIMIZED MODEM DESIGN FOR SDR APPLICATIONS
OPTIMIZED MODEM DESIGN FOR SDR APPLICATIONS Laxmi Dundappa Chougale 1, Mr.Umesharaddy 2 1P.G Student, Digital Communication Engineering, M.S. Ramaiah Institute of Technology, Karnataka, India 2Assistant
More informationDesign of Adjustable Reconfigurable Wireless Single Core
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 6, Issue 2 (May. - Jun. 2013), PP 51-55 Design of Adjustable Reconfigurable Wireless Single
More informationRealization of 8x8 MIMO-OFDM design system using FPGA veritex 5
Realization of 8x8 MIMO-OFDM design system using FPGA veritex 5 Bharti Gondhalekar, Rajesh Bansode, Geeta Karande, Devashree Patil Abstract OFDM offers high spectral efficiency and resilience to multipath
More informationA Novel Approach For the Design and Implementation of FPGA Based High Speed Digital Modulators Using Cordic Algorithm
A Novel Approach For the Design and Implementation of FPGA Based High Speed Digital Modulators Using Cordic Algorithm 1 Dhivya Jose, 2 Reneesh C Zacharia, 3 Rijo Sebastian 1 M Tech student, 2,3 Assistant
More information32-Bit CMOS Comparator Using a Zero Detector
32-Bit CMOS Comparator Using a Zero Detector M Premkumar¹, P Madhukumar 2 ¹M.Tech (VLSI) Student, Sree Vidyanikethan Engineering College (Autonomous), Tirupati, India 2 Sr.Assistant Professor, Department
More informationDesign of 2 4 Alamouti Transceiver Using FPGA
Design of 2 4 Alamouti Transceiver Using FPGA Khalid Awaad Humood Electronic Dept. College of Engineering, Diyala University Baquba, Diyala, Iraq Saad Mohammed Saleh Computer and Software Dept. College
More informationDESIGN OF QAM MODULATOR AND GENERATION OF QAM SEQUENCE FOR ISI FREE COMMUNICATION Chethan B 1, Ravisimha B N 2, Dr. M Z Kurian 3
International Journal of Computer Engineering and Applications, Volume VI, Issue I, April 14 www.ijcea.com ISSN 2321 3469 DESIGN OF QAM MODULATOR AND GENERATION OF QAM SEQUENCE FOR ISI FREE COMMUNICATION
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) STUDY ON COMPARISON OF VARIOUS MULTIPLIERS
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 ISSN 0976 6464(Print)
More informationHardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.10, September-2013, Pages:984-988 Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator MISS ANGEL
More informationModel-Based Design for Medical Applications. Rob Reilink, M.Sc Ph.D
Model-Based Design for Medical Applications using HDL Coder Rob Reilink, M.Sc Ph.D DEMCON Profile 6 locations HIGHTECH SYSTEMS MEDICAL SYSTEMS EMBEDDED SYSTEMS INDUSTRIAL SYSTEMS & VISION OPTOMECHATRONIC
More informationVLSI Implementation of Spatial Modulation MIMO System for Wireless communication Networks
VLSI Implementation of Spatial Modulation MIMO System for Wireless communication Networks Mohammad Irshad begum M.Tech.,(VLSID) Student Shri Vishnu Engineering College for Women Bhimavaram, Andhra Pradesh,
More informationVol. 4, No. 4 April 2013 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved.
FPGA Implementation Platform for MIMO- Based on UART 1 Sherif Moussa,, 2 Ahmed M.Abdel Razik, 3 Adel Omar Dahmane, 4 Habib Hamam 1,3 Elec and Comp. Eng. Department, Université du Québec à Trois-Rivières,
More informationComparison of ML and SC for ICI reduction in OFDM system
Comparison of and for ICI reduction in OFDM system Mohammed hussein khaleel 1, neelesh agrawal 2 1 M.tech Student ECE department, Sam Higginbottom Institute of Agriculture, Technology and Science, Al-Mamon
More informationChapter 0 Outline. NCCU Wireless Comm. Lab
Chapter 0 Outline Chapter 1 1 Introduction to Orthogonal Frequency Division Multiplexing (OFDM) Technique 1.1 The History of OFDM 1.2 OFDM and Multicarrier Transmission 1.3 The Applications of OFDM 2 Chapter
More informationAn FPGA 1Gbps Wireless Baseband MIMO Transceiver
An FPGA 1Gbps Wireless Baseband MIMO Transceiver Center the Authors Names Here [leave blank for review] Center the Affiliations Here [leave blank for review] Center the City, State, and Country Here (address
More informationThe figures and the logic used for the MATLAB are given below.
MATLAB FIGURES & PROGRAM LOGIC: Transmitter: The figures and the logic used for the MATLAB are given below. Binary Data Sequence: For our project we assume that we have the digital binary data stream.
More informationSignal Processing Using Digital Technology
Signal Processing Using Digital Technology Jeremy Barsten Jeremy Stockwell May 6, 2003 Advisors: Dr. Thomas Stewart Dr. Vinod Prasad Digital Signal Processor Project Description Design and Simulation of
More informationDesign and Implementation Radix-8 High Performance Multiplier Using High Speed Compressors
Design and Implementation Radix-8 High Performance Multiplier Using High Speed Compressors M.Satheesh, D.Sri Hari Student, Dept of Electronics and Communication Engineering, Siddartha Educational Academy
More informationFPGA Implementation of PAPR Reduction Technique using Polar Clipping
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 2, Issue 11 (July 2013) PP: 16-20 FPGA Implementation of PAPR Reduction Technique using Polar Clipping Kiran
More informationAWGN Channel Performance Analysis of QO-STB Coded MIMO- OFDM System
AWGN Channel Performance Analysis of QO-STB Coded MIMO- OFDM System Pranil Mengane 1, Ajitsinh Jadhav 2 12 Department of Electronics & Telecommunication Engg, D.Y. Patil College of Engg & Tech, Kolhapur
More informationAnju 1, Amit Ahlawat 2
Implementation of OFDM based Transreciever for IEEE 802.11A on FPGA Anju 1, Amit Ahlawat 2 1 Hindu College of Engineering, Sonepat 2 Shri Baba Mastnath Engineering College Rohtak Abstract This paper focus
More informationAn Optimized Design for Parallel MAC based on Radix-4 MBA
An Optimized Design for Parallel MAC based on Radix-4 MBA R.M.N.M.Varaprasad, M.Satyanarayana Dept. of ECE, MVGR College of Engineering, Andhra Pradesh, India Abstract In this paper a novel architecture
More informationEvaluation of CORDIC Algorithm for the processing of sine and cosine functions
International Journal of Business and Management Invention ISSN (Online): 2319 8028, ISSN (Print): 2319 801X Volume 6 Issue 3 March. 2017 PP 50-54 Evaluation of CORDIC Algorithm for the processing of sine
More informationStudy of Performance Evaluation of Quasi Orthogonal Space Time Block Code MIMO-OFDM System in Rician Channel for Different Modulation Schemes
Volume 4, Issue 6, June (016) Study of Performance Evaluation of Quasi Orthogonal Space Time Block Code MIMO-OFDM System in Rician Channel for Different Modulation Schemes Pranil S Mengane D. Y. Patil
More informationPERFORMANCE ANALYSIS OF DIFFERENT ADDERS USING FPGA
PERFORMANCE ANALYSIS OF DIFFERENT ADDERS USING FPGA 1 J. M.RUDAGI, 2 KAVITHA, 3 KEERTI SAVAKAR, 4 CHIRANJEEVI MALLI, 5 BHARATH HAWALDAR 1 Associate Professor, 2,3,4,5 Electronics and Communication Engineering
More informationPerformance Study of MIMO-OFDM System in Rayleigh Fading Channel with QO-STB Coding Technique
e-issn 2455 1392 Volume 2 Issue 6, June 2016 pp. 190 197 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com Performance Study of MIMO-OFDM System in Rayleigh Fading Channel with QO-STB Coding
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationDESIGN OF LOW POWER / HIGH SPEED MULTIPLIER USING SPURIOUS POWER SUPPRESSION TECHNIQUE (SPST)
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 1, January 2014,
More informationThe Optimal Implementation of a Generator of Sinusoid
American Journal of Applied Sciences Original Research Paper The Optimal Implementation of a Generator of Sinusoid Souhila Boudjema and Kaddour Saouchi Department of Electronics, Faculty of Engineering,
More informationHardware Implementation of OFDM Transceiver. Authors Birangal U. M 1, Askhedkar A. R 2 1,2 MITCOE, Pune, India
ABSTRACT International Journal Of Scientific Research And Education Volume 3 Issue 9 Pages-4564-4569 October-2015 ISSN (e): 2321-7545 Website: http://ijsae.in DOI: http://dx.doi.org/10.18535/ijsre/v3i10.09
More informationSingle Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
More informationChannel Estimation in Multipath fading Environment using Combined Equalizer and Diversity Techniques
International Journal of Scientific & Engineering Research Volume3, Issue 1, January 2012 1 Channel Estimation in Multipath fading Environment using Combined Equalizer and Diversity Techniques Deepmala
More informationEfficient Model for OFDM based IEEE Receiver with Autocorrelation technique And CORDIC algorithm
International Journal of Computational Engineering Research Vol, 03 Issue, 5 Efficient Model for OFDM based IEEE 802.11 Receiver with Autocorrelation technique And CORDIC algorithm Mathana.J.M 1, Anusha.S.L
More informationBER ANALYSIS OF WiMAX IN MULTIPATH FADING CHANNELS
BER ANALYSIS OF WiMAX IN MULTIPATH FADING CHANNELS Navgeet Singh 1, Amita Soni 2 1 P.G. Scholar, Department of Electronics and Electrical Engineering, PEC University of Technology, Chandigarh, India 2
More informationAnalysis Parameter of Discrete Hartley Transform using Kogge-stone Adder
Analysis Parameter of Discrete Hartley Transform using Kogge-stone Adder Nikhil Singh, Anshuj Jain, Ankit Pathak M. Tech Scholar, Department of Electronics and Communication, SCOPE College of Engineering,
More informationFPGA based Asynchronous FIR Filter Design for ECG Signal Processing
FPGA based Asynchronous FIR Filter Design for ECG Signal Processing Rahul Sharma ME Student (ECE) NITTTR Chandigarh, India Rajesh Mehra Associate Professor (ECE) NITTTR Chandigarh, India Chandni ResearchScholar(ECE)
More informationComparison of BER for Various Digital Modulation Schemes in OFDM System
ISSN: 2278 909X Comparison of BER for Various Digital Modulation Schemes in OFDM System Jaipreet Kaur, Hardeep Kaur, Manjit Sandhu Abstract In this paper, an OFDM system model is developed for various
More informationRajesh S. Bansode Assistant professor, TCET Kandivali, Mumbai
ISSN: 2278 909X All Rights Reserved 2014 IJARECE 1142 Implementation of MIMO- 8x8 OFDM simulink model to enhance channel capacity and its realization using FPGA veritex 5 Devashree H. Patil ME Student,
More informationInternational Journal Of Scientific Research And Education Volume 3 Issue 6 Pages June-2015 ISSN (e): Website:
International Journal Of Scientific Research And Education Volume 3 Issue 6 Pages-3529-3538 June-2015 ISSN (e): 2321-7545 Website: http://ijsae.in Efficient Architecture for Radix-2 Booth Multiplication
More informationPerformance Analysis of ICI in OFDM systems using Self-Cancellation and Extended Kalman Filtering
Performance Analysis of ICI in OFDM systems using Self-Cancellation and Extended Kalman Filtering C.Satya Haritha, K.Prasad Abstract - Orthogonal Frequency Division Multiplexing (OFDM) is a multicarrier
More informationBPSK System on Spartan 3E FPGA
INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGIES, VOL. 02, ISSUE 02, FEB 2014 ISSN 2321 8665 BPSK System on Spartan 3E FPGA MICHAL JON 1 M.S. California university, Email:santhoshini33@gmail.com. ABSTRACT-
More informationAn Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay
An Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay 1. K. Nivetha, PG Scholar, Dept of ECE, Nandha Engineering College, Erode. 2.
More informationIJCSIET--International Journal of Computer Science information and Engg., Technologies ISSN
An efficient add multiplier operator design using modified Booth recoder 1 I.K.RAMANI, 2 V L N PHANI PONNAPALLI 2 Assistant Professor 1,2 PYDAH COLLEGE OF ENGINEERING & TECHNOLOGY, Visakhapatnam,AP, India.
More informationDesign and Simulation of Convolution Using Booth Encoded Wallace Tree Multiplier
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. PP 42-46 www.iosrjournals.org Design and Simulation of Convolution Using Booth Encoded Wallace
More informationSystem Generator Based Implementation of QAM and Its Variants
System Generator Based Implementation of QAM and Its Variants Nilesh Katekar *1, Prof. G. R. Rahate*2 *1 Student of M.E. VLSI & Embedded system, PCCOE Pune, Pune University, India *2 Astt. Prof. in Electronics
More informationDesign A Redundant Binary Multiplier Using Dual Logic Level Technique
Design A Redundant Binary Multiplier Using Dual Logic Level Technique Sreenivasa Rao Assistant Professor, Department of ECE, Santhiram Engineering College, Nandyala, A.P. Jayanthi M.Tech Scholar in VLSI,
More informationInternational Journal of Scientific & Engineering Research Volume 3, Issue 12, December ISSN
International Journal of Scientific & Engineering Research Volume 3, Issue 12, December-2012 1 Optimized Design and Implementation of an Iterative Logarithmic Signed Multiplier Sanjeev kumar Patel, Vinod
More informationAn Area Efficient FFT Implementation for OFDM
Vol. 2, Special Issue 1, May 20 An Area Efficient FFT Implementation for OFDM R.KALAIVANI#1, Dr. DEEPA JOSE#1, Dr. P. NIRMAL KUMAR# # Department of Electronics and Communication Engineering, Anna University
More informationFPGA Implementation of Wallace Tree Multiplier using CSLA / CLA
FPGA Implementation of Wallace Tree Multiplier using CSLA / CLA Shruti Dixit 1, Praveen Kumar Pandey 2 1 Suresh Gyan Vihar University, Mahaljagtapura, Jaipur, Rajasthan, India 2 Suresh Gyan Vihar University,
More informationM.Tech Student, Asst Professor Department Of Eelectronics and Communications, SRKR Engineering College, Andhra Pradesh, India
Computational Performances of OFDM using Different Pruned FFT Algorithms Alekhya Chundru 1, P.Krishna Kanth Varma 2 M.Tech Student, Asst Professor Department Of Eelectronics and Communications, SRKR Engineering
More informationMITIGATING CARRIER FREQUENCY OFFSET USING NULL SUBCARRIERS
International Journal on Intelligent Electronic System, Vol. 8 No.. July 0 6 MITIGATING CARRIER FREQUENCY OFFSET USING NULL SUBCARRIERS Abstract Nisharani S N, Rajadurai C &, Department of ECE, Fatima
More informationFPGA Implementation of Area-Delay and Power Efficient Carry Select Adder
International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 2, Issue 8, 2015, PP 37-49 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org FPGA Implementation
More informationImplementation of High-throughput Access Points for IEEE a/g Wireless Infrastructure LANs
Implementation of High-throughput Access Points for IEEE 802.11a/g Wireless Infrastructure LANs Hussein Alnuweiri Ph.D. and Diego Perea-Vega M.A.Sc. Abstract In this paper we discuss the implementation
More informationIJSER HIGH PERFORM ANCE PIPELINED SIGNED 8* 8 -BI T M ULTIPLIER USING RADIX-4,8 M ODIFIED BOOTH ALGORITHM
International Journal of Scientific & Engineering Research, Volume 6, Issue 10, October-2015 87 HIGH PERFORM ANCE PIPELINED SIGNED 8* 8 -BI T M ULTIPLIER USING RADIX-4,8 M ODIFIED BOOTH ALGORITHM Prateek
More informationDesign and Comparative Analysis of Conventional Adders and Parallel Prefix Adders K. Madhavi 1, Kuppam N Chandrasekar 2
Design and Comparative Analysis of Conventional Adders and Parallel Prefix Adders K. Madhavi 1, Kuppam N Chandrasekar 2 1 M.Tech scholar, GVIC, Madhanapally, A.P, India 2 Assistant Professor, Dept. of
More informationMahendra Engineering College, Namakkal, Tamilnadu, India.
Implementation of Modified Booth Algorithm for Parallel MAC Stephen 1, Ravikumar. M 2 1 PG Scholar, ME (VLSI DESIGN), 2 Assistant Professor, Department ECE Mahendra Engineering College, Namakkal, Tamilnadu,
More informationEFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK
EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College
More informationError Probability of Different Modulation Schemes for OFDM based WLAN standard IEEE a
Error Probability of Different Modulation Schemes for OFDM based WLAN standard IEEE 802.11a Sanjeev Kumar Asst. Professor/ Electronics & Comm. Engg./ Amritsar college of Engg. & Technology, Amritsar, 143001,
More informationHigh Performance Fbmc/Oqam System for Next Generation Multicarrier Wireless Communication
IOSR Journal of Engineering (IOSRJE) ISS (e): 50-0, ISS (p): 78-879 PP 5-9 www.iosrjen.org High Performance Fbmc/Oqam System for ext Generation Multicarrier Wireless Communication R.Priyadharshini, A.Savitha,
More informationDesigning of DS CDMA-CI Transmitter through CORDIC and QPSK Modulator
Designing of DS CDMA-CI Transmitter through CORDIC and QPSK Modulator Aftab Ahmed Khan (M.Tech, Student), Sarwar Raeen (Professor & HOD, EC Deptt.) Department of Electronics & Communication Engineering,
More informationDesign and Characterization of 16 Bit Multiplier Accumulator Based on Radix-2 Modified Booth Algorithm
Design and Characterization of 16 Bit Multiplier Accumulator Based on Radix-2 Modified Booth Algorithm Vijay Dhar Maurya 1, Imran Ullah Khan 2 1 M.Tech Scholar, 2 Associate Professor (J), Department of
More informationCombination of Modified Clipping Technique and Selective Mapping for PAPR Reduction
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 5 Issue 09 September 2016 Page No.17848-17852 Combination of Modified Clipping Technique and Selective Mapping
More informationDESIGN, IMPLEMENTATION AND OPTIMISATION OF 4X4 MIMO-OFDM TRANSMITTER FOR
DESIGN, IMPLEMENTATION AND OPTIMISATION OF 4X4 MIMO-OFDM TRANSMITTER FOR COMMUNICATION SYSTEMS Abstract M. Chethan Kumar, *Sanket Dessai Department of Computer Engineering, M.S. Ramaiah School of Advanced
More informationDesign and Implementation of BPSK Modulator and Demodulator using VHDL
Design and Implementation of BPSK Modulator and Demodulator using VHDL Mohd. Amin Sultan Research scholar JNTU HYDERABAD, TELANGANA,INDIA amin.ashrafi@yahoo.com Hina Malik Research Scholar ROYAL INSTITUTE
More informationHigh Speed and Reduced Power Radix-2 Booth Multiplier
www..org 25 High Speed and Reduced Power Radix-2 Booth Multiplier Sakshi Rajput 1, Priya Sharma 2, Gitanjali 3 and Garima 4 1,2,3,4 Asst. Professor, Deptt. of Electronics and Communication, Maharaja Surajmal
More informationUNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering. Digital Computer Arithmetic ECE 666
UNIVERSITY OF MASSACHUSETTS Dept. of Electrical & Computer Engineering Digital Computer Arithmetic ECE 666 Part 6a High-Speed Multiplication - I Israel Koren ECE666/Koren Part.6a.1 Speeding Up Multiplication
More informationThe Comparative Study of FPGA based FIR Filter Design Using Optimized Convolution Method and Overlap Save Method
International Journal of Recent Technology and Engineering (IJRTE) ISSN: 2277-3878, Volume-3, Issue-1, March 2014 The Comparative Study of FPGA based FIR Filter Design Using Optimized Convolution Method
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 13 Building Blocks (Multipliers) Register Adder Shift Register Adib Abrishamifar EE Department IUST Acknowledgement This lecture note has been summarized and categorized
More informationCode No: R Set No. 1
Code No: R05310402 Set No. 1 1. (a) What are the parameters that are necessary to define the electrical characteristics of CMOS circuits? Mention the typical values of a CMOS NAND gate. (b) Design a CMOS
More informationBER ANALYSIS OF BPSK, QPSK & QAM BASED OFDM SYSTEM USING SIMULINK
BER ANALYSIS OF BPSK, QPSK & QAM BASED OFDM SYSTEM USING SIMULINK Pratima Manhas 1, Dr M.K Soni 2 1 Research Scholar, FET, ECE, 2 ED& Dean, FET, Manav Rachna International University, Fbd (India) ABSTRACT
More informationFPGA IMPLEMENTATION OF POWER EFFICIENT ALL DIGITAL PHASE LOCKED LOOP
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationA Comparative Study on Direct form -1, Broadcast and Fine grain structure of FIR digital filter
A Comparative Study on Direct form -1, Broadcast and Fine grain structure of FIR digital filter Jaya Bar Madhumita Mukherjee Abstract-This paper presents the VLSI architecture of pipeline digital filter.
More informationDYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS. In this Chapter the SPWM and SVPWM controllers are designed and
77 Chapter 5 DYNAMICALLY RECONFIGURABLE PWM CONTROLLER FOR THREE PHASE VOLTAGE SOURCE INVERTERS In this Chapter the SPWM and SVPWM controllers are designed and implemented in Dynamic Partial Reconfigurable
More informationPartial Reconfigurable Implementation of IEEE802.11g OFDM
Indian Journal of Science and Technology, Vol 7(4S), 63 70, April 2014 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Partial Reconfigurable Implementation of IEEE802.11g OFDM S. Sivanantham 1*, R.
More informationResearch Article. Amiya Karmakar Ȧ,#, Deepshikha Mullick Ḃ,#,* and Amitabha Sinha Ċ. Abstract
Research Article International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347-5161 2014 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet High
More informationKeywords SEFDM, OFDM, FFT, CORDIC, FPGA.
Volume 4, Issue 11, November 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Future to
More informationDesign and Implementation of High Speed Carry Select Adder
Design and Implementation of High Speed Carry Select Adder P.Prashanti Digital Systems Engineering (M.E) ECE Department University College of Engineering Osmania University, Hyderabad, Andhra Pradesh -500
More information