The Influence of Resin Coverage on Reliability for Solder Joints Formed by One- Pass Reflow Using Resin Reinforced Low Temperature Solder Paste
|
|
- Barry Mills
- 5 years ago
- Views:
Transcription
1 2017 IEEE 67th Electronic Components and Technology Conference The Influence of Resin Coverage on Reliability for Solder Joints Formed by One- Pass Reflow Using Resin Reinforced Low Temperature Solder Paste Atsushi Yamaguchi, Ph.D., Yasuo Fukuhara, Andy Behr, Hirohisa Hino, Yasuhiro Suzuki, Naomichi Ohashi Electronic Materials Business Division, Automotive & Industrial Systems Company Panasonic Corporation Kadoma, Osaka, Japan Abstract SAC305 solder paste is commonly used electronic assembly. This solder alloy consists of 96.5% tin, 3% silver, and 0.5% copper and melts at 219 C. The peak reflow temperature range is typically C. With electronic devices such as smartphones, notebook PCs, and tablets becoming thinner, packaging substrates, such as ultra-thin flip chip ball grid arrays (FCBAs), and the printed circuit boards (PCBs) on which they are mounted are becoming thinner. The growing use of thinner substrates is creating manufacturing and reliability challenges. For example, it is increasingly difficult to control the warpage of CPU packages in notebook PCs during the solder reflow process. The result is greater numbers of solder joint defects, including Non-Wet Open (NWO) and Head-on-Pillow (HOP) defects caused by warpage of package substrates and PCBs. These issues have created a demand for low-temperature solders to help reduce warpage and improve SMT assembly yields by adopting lower soldering temperatures. Tin Bismuth (SnBi) eutectic solders have a desirably low melting point of 139 C. However, the brittleness of the alloy limits commercial use. This situation prompted us to develop a solder paste material that combines low temperature SnBi solder with epoxy resin. This approach enables the concurrent formation of SiBn solder joints and a reinforcing polymer collar via a one pass reflow process. This paper describes the solder joint properties and reliability of this low temperature joint reinforced solder paste (JRP) developed by us, which consists of SnBi solder compounded with epoxy resin. We evaluated the influence of the epoxy resin component in the developed material (JRP) on solder joint reliability. We compared the joint properties of samples made SAC305 solder paste, unreinforced SnBi solder paste and JRP solder paste. The evaluation revealed that the JRP technology alleviates issues associated with the brittleness of SnBi solder by encasing the formed solder joints with a fully cured epoxy resin. Ball joint shear testing, BGA solder joint strength testing, temperature cycle testing, and drop shock testing revealed that low temperature JRP solder paste demonstrated equivalent or better joint properties than those made with SAC305 solder paste. Keywords-solder solder joint; low temperature solder; resin coverage; reliability; temperature cycle test; drop shock test; low temperature joint reinforced solder paste; Tin Bismuth solder; BGA reliability; solderball reliability; underfill; I. INTRODUCTION Solder pastes containing an alloy of 96.5 % tin, 3% silver, and 0.5% copper, commonly referred to as SAC305, are frequently used in electronic assembly to interconnect surface mount technology (SMT) packages like ball grid arrays (BGAs), Land Grid Arrays (LGAs) and quad-flat noleads (QFNs) onto printed circuit boards (PCBs) for many types of products. While this alloy is widely used, the high processing temperatures create thermally induced stresses which can result in reliability challenges. SAC305 has a 219 C melting point and the peak reflow temperature range is typically in the range of 240 C to 260 C. As printed circuit boards decrease in thickness, warpage issues resulting from elevated reflow temperatures like those used for processing SAC305 are exacerbated. Reflow induced PCB warpage has been demonstrated to result in a number of solder joint defects such as Head-in-Pillow, Non-Wet Open and solder bridging [1]-[3]. Low reflow temperature Bismuth (Bi) based alloys are being evaluated to as an alternative to SAC305 in order to reduce thermally-induced circuit board warpage and resultant solder joint defects. Bismuth based solder alloys are well recognized as the leading low temperature solder alloy candidates [4]-[6] for SMT assembly. Tin Bismuth (SnBi) solders have much lower melting points than SAC305. For example, a eutectic solder alloy of 58% Tin and 42% Bismuth (58Bi/42Sn) has a 139 C melting point. This is a difference of 80 C. However, the inherent brittleness of Bibased solder alloys has limited their commercial adoption for high volume electronic products like mobile phones and portable computers. Polymer resin reinforcement of solder joints formed with SnBi solder is one approach for addressing for brittleness of interconnects made with these alloys. This joint reinforcement scheme is particularly attractive for mobile devices that are commonly subjected to drop-shock type stresses. Traditional methods of resin reinforcing solder joints such as underfilling and corner bonding generally occur after reflow processing. The additional materials and process /17 $ IEEE DOI /ECTC
2 comparing by comparing solder joints formed with JRP Bismuth-Tin-Silver and SAC305. II. EXPERIMANTAL DESIGN AND EXPERIMENTAL PROCEDURE steps associated with additional post reflow processing increase manufacturing costs. Additionally, the more components assembled on each printed circuit board requiring resin reinforcement, the greater the cost impact. Researchers are also conducting studies on the addition of dopants to SnBi solders to reduce the alloy brittleness and improve solder joint reliability. However, solder joints formed with doped Bi-based solder alloys achieving the reliability level of SAC 305 joints have not yet been reported [7]-[9]. Rather than using underfills, corner bonds or improving the brittleness of Bi-based solder alloys via dopant additions, we are developing joint reinforced solder paste (JRP) technology combining a polymer resin and a low temperature Bismuth based solder. For this technology, a specialized epoxy resin is blended with SnBi particles and other compounds to form a solder paste. Conventional solder pastes are generally comprised of solder, rosin, acid and other additives. The JRP material consists of solder, epoxy resin, hardener, acid and additives. As shown Figure 1, the solder joints are reinforced by a collar of fully cured epoxy resin after a single reflow cycle at 160 C. At the beginning of the reflow process, the resin migrates to the exterior of the liquidus solder and coalesces around the circumference of the solder joint while the solder fillet is in the process of forming. As the reflow process progresses, the epoxy resin polymerizes. By the end of the reflow process, the resin is fully cured and no additional processing is required. This polymer reinforcement improves reliability of solder joints without the need for additional materials or processes. JRP technology is a viable candidate for replacing SAC 305 solder paste in many surface mount assembly applications. This approach offers reduced printed circuit board warpage as a result of significantly reduced reflow temperatures and improved solder joint reliability from epoxy resin reinforcement[10][11]. In this study, we investigated the influence of JRP epoxy resin coverage on solder joint strength and reliability Ball Joint Shear Test Joint strength and the fracture morphology were investigated employing a ball shear test to compare JRP solder joints with SAC305 solder joints. Five test specimens were created for each test condition. The solder paste was printed onto an organic surface protection (OSP) treated Cu pad on the PCB test vehicle. A 300 micron diameter SAC305 solder ball was then placed on the pad and the assembly was reflowed. For printing the JRP samples, various stencil thickness and aperture size were used to provide a range of epoxy resin coverage heights around the reflowed solder joint. For the SAC305 samples, a single printing condition was used. The JRP assemblies were reflowed using a one step, 160 C peak reflow profile. The SAC305 assemblies were reflowed using a conventional, two step, 240 C peak reflow profile, as shown in Figure 2. Paste printing and solder reflow conditions of JRP and SAC305 specimens are listed in Table 1. After reflow, each solder joint in the evaluation was subjected to a ball joint shear test. The shear rate was 0.1mm/sec and the vertical gap or stand-off distance between shear test tool and the Cu pad was 50 microns, as shown in Figure 3. Additionally, after the ball shear test, we examined the morphology of the solder joint fracture by cross-sectional analysis. 1399
3 BGA Solder Joint Strength Test Package level joint strength and fracture morphology were investigated comparing JRP and SAC305 solder pastes using 0.5mm pitch, 400 I/O BGAs assembled onto a PCB and subjected to a solder joint strength test. The SAC305 BGA solder ball height was 116 μm and 0.25 mm. Samples were prepared by forming 9 solder joints at the 4 corners of the BGA for a total of 36 solder joints per package as shown in Figure 4. Each solder paste was printed on the 36 OSP coated copper pads on the PCB test vehicle. Then, the BGA was oriented and placed on the printed paste. After BGA placement, the assemblies were reflowed. As with the ball shear test sample preparation, various stencil thickness and aperture size were used to build the JRP specimens, while a single condition was used for the SAC305 specimen. The range of JRP stencil conditions were expected to yield varying epoxy resin solder joint coverage heights after the reflow process. Printing and reflow conditions of the BGA solder joint strength test samples are listed in Table 1. After reflow, the test assembly was subjected to a BGA solder joint strength test. The shear rate was 0.1mm/sec and the vertical gap between the shear test tool and the PCB Cu pad was 50 microns, as shown in Figure 5. Additionally, we examined the solder joint fracture morphology by crosssectional analysis. Package Level Temperature Cycling and Drop Shock Tests For temperature cycle test, a test matrix combining two surface mount packages and three solder pastes was used to evaluate the temperature cycling and reliability of these materials. The packages consisted of a 0.65 mm pitch LGA and a 0.5 mm pitch BGA. The three solder pastes used for this evaluation were SAC305, SnBiAg and SnBi JRP. Each paste was printed using the same conditions and the packages were assembled on the test PCBs. Five samples were created for each package and paste combination. The samples were used for the thermal cycling test. The temperature cycle condition was -40 C and 85 C with a 30min soak at each minimum and maximum temperature. For drop shock test, 0.4 mm pitch BGA and three solder pastes were used to evaluate mechanical reliability of these materials. The drop shock test were performed in accordance with JESD22-B11 (Board Level Drop Test Method of Components for Handheld Electronic Products) which direct test conditions of 1500G, 0.5ms, with a half-sine pulse. A BGA with daisy chain design was mounted on each PCB test vehicle. The location of BGA in the center of the test board and an image of the testing apparatus are shown in Figure 6. The BGA was monitored electrically for solder joint failures during the drop shock test. 1400
4 III. RESULTS AND DISCUSSION Ball Joint Shear Test Results 1) Ball Joint Shear strength Figure 7 shows the results of the ball joint shear test. For JRP sample printing conditions #1, #2 and #3 the stencil aperture size remained constant and stencil thickness was altered. The results demonstrate that a thicker stencil yielded a higher ball shear value. In sample sets #3 and #5, the stencil aperture and thickness for the JRP paste and SAC305 were identical. Under these printing conditions, the shear strength of JRP was higher than that of SAC305. Solder paste print volume generally grows with increases in aperture size and stencil thickness. The shear strength of JRP rises with an increased print volume, and exceeds that of SAC305 when the print amount is equivalent to or higher than that of SAC305. 2) Analysis of fracture morphology Figure 8 illustrates the fractured solder joints after the shear test. In sample sets #1, #2, #3 and #4, all made with JRP, the fracture occurred through solder alloy matrix. In sample #6, made with SAC305, the fracture took the form of pad detachment. The epoxy resin in the JRP samples not only reinforced the solder joint, but also strengthened the bond between the copper pad and the PCB. The SAC305 samples, which did not contain resin, could not adequately reinforce the pad and prevent delamination. These results indicate that coverage of pads by the JRP resin reinforces the bond between the cupper pad and the underlying laminate. We also noted that as the amount of resin in the collar covering the JRP solder joint is increased, the resin fillet around the solder ball joint becomes larger, and the shear strength rises because the both the solder and the epoxy resin must fail before the solder joint fractures. BGA Solder Joint Strength Test Results 1) Solder joint strength Resin coverage heights of the BGA solder joint test assemblies under various conditions were measured and compared in terms of resin height ratio, as shown in Figure 9. The resin height ratio is defined as follows. Resin height ratio = Resin coverage height / Gap between PCB and BGA 100% Figure 10 shows the resin height ratio and the measurements of the BGA solder joint strength tests. The joint strength of JRP was the greatest in sample set #4 which had solder joints with a 100% resin height ratio. The other JRP sample sets (#1, #2 and #3) with less than 100% resin height ratio showed similar joint strength to that of the unreinforced SAC305 sample (#5.) 1401
5 2) Analysis of fracture morphology Figure 11 shows a typical cross sections of a JRP and SAC305 solder joints. Figure 12 shows fractured solder joints from the BGA solder joint strength test. The fractures always occurred at the interface between the solder and the BGA pad, irrespective of the solder paste composition (JRP or SAC305) or resin height ratio. As shown in Figure 11, for the JRP samples, an intermetallic joint is formed with the solder ball. The SnBiAg alloy contained in the JRP melts, diffuses, and forms a joint with the SAC solder ball. This joint forms even without melting the SAC solder on the BGA side of the joint. Therefore, the SAC and copper pad joint interface layer of the pad on the BGA side and the solder is the same for both JRP and SAC305 paste samples. This is why the JRP and SAC305 solder pastes specimens demonstrated the same fracture morphology. In both conditions, the shear stress was exerted on the BGA side of the solder joint structure. As described above, JRP exerts its greatest reinforcement effects on resin coverage at solder joint structures with 100% resin height ratio, achieving higher solder joint strength than that of SAC305. Reliability Test Results 1) Temperature cycle test Figure 13 shows the results of the temperature cycle test. Unsurprisingly, SnBiAg solder showed the greatest increase in resistance after 1000 cycles for both BGA and LGA packages. Figure 14 shows a cross section of 0.65 mm-pitch LGA. This assembly demonstrated the greatest increase in resistance value. After 1000 cycles, cracks were discovered in the SAC305 solder joints as well as in SnBiAg solder joints. No cracks were found in the solder joints formed with JRP. The JRP solder joints had the resin collar around them, and a resin height ratio of 100%. For 0.5 mm BGA samples, cracks were found in SAC305 solder joints even though resistance values did not increase, No cracks were found in BGA JRP solder joints despite their resin height ratio of 40%. As indicated above, the temperature cycle test confirmed the beneficial effect of resin coverage around JRP solder joints. 2) Drop shock test Figure 15 shows the results of the drop shock testing. As anticipated, SnBiAg solder joint samples showed the lowest resistance to drop shock. The JRP samples showed drop shock resistance of 4.5-fold better performance than the 1402
6 SnBiAg solder paste alone due to the reinforcing effect of the resin coverage around the solder joints. The JRP resistance to drop shock was equivalent or higher than that of the SAC305 solder joint samples. Current status and future development JRP technology has been used commercially in products such as camera modules and mobile devices. Next, we will conduct product-level reliability tests for higher reliability products, such as PCs, tablets, and smartphones. JRP can be reworked after soldering. Historically, there tends to be a tradeoff between improving reinforcement performance and improving rewokability characteristics. We are therefore working on improving materials, starting with the design of the epoxy resin compound, to achieve simultaneously more reliable and more reworkable JRP materials. IV. CONCLUSIONS In this study, we investigated the influence of epoxy resin collars on solder joints created with JRP solder paste. Joint strength and reliability were compared to Tin-Bismuth-Silver solder alloy (SnBiAg) and SAC 305. For ball bump shear test, when the amount of resin that covers the JRP solder joint is increased, the resin fillet around the ball solder joint becomes larger, and the shear strength rises. The fracture must propagate through both the resin as well as solder. As a result, the shear strength of JRP exceeds that of SAC305 when the print volume is equivalent or greater. For the BGA solder joint strength test, the strength of interconnects made with JRP was highest in solder joints with a 100% resin height ratio. Below 100% resin height 1403
7 ratio, the joint strength of the JRP was nearly the same as SAC305. For temperature cycle test, in LGA solder joints after 1000 cycles, cracks were found in unreinforced SAC305 solder joints as well as in the unreinforced SiBiAg solder joints. The JRP solder joints had resin filling around them, and a resin height ratio of 100%. As a result, no cracks were found. As for BGA solder joints, cracks were also found in SAC305 solder joints where resistance values did not change, whereas no cracks were found in JRP solder joints despite their resin height ratio of 40%. JRP > SAC305>SnBiAg For drop shock test, JRP solder joint samples showed drop shock resistance 4.5-fold that of unreinforced SnBiAg as a result of the reinforcing effect of the resin collar around the solder joints. The resistance to drop shock was equivalent to or higher than the SAC305 solder joint samples. JRP > SAC305 >> SnBiAg As demonstrated above, the strength and durability of resin reinforced solder joints created with JRP technology is better than joints created with conventional SAC 305 solder paste. REFERENCES [1] D.Amir, R. Aspandir, Buttars, W.W.Chin, and P.Gill, Head-on- Pillow SMT failure Modes, Proceedings of SMTA International Conference, [2] L.Kondrachova, S.Aravamudhan, R.Sidhu, D.Amir, and R.Aspandir, Fundamentals of the Non-Wet Open BGA Solder Joint Defect formation, Proceedings of the international Conference on Soldering and Reliability(ICSR), [3] Amir. S.Walwadkar, SAravamudhan, and L.May, The Challenge of Non Wet Open BGA Solder Defect, Proceedings of SMTA international Conference, [4] R.Aspendir, K.Byrd, Kok Kwan Tang, L. Campbell and S. Mokler Investigation of Low Temperature Solders to Reduce Reflow Temperature, Improve SMT Yields and Realize Energy Savings, Proceedings of the 2015 APEX Conference, February [5] S.Mokler, R.Aspendiar, K.Byrd, O.Chen, S.Walwadkar, K.K.Tang, M.Renavikar and S.Sane. The application of Bi-based solders for Low Temperature Reflow to Reduce Cost, while Improving SMT Yields in Client Computeing Systems, Proceedings of the 2016 SMTA international Conference, 2016, Chicago, IL. [6] M. Holtzer, Low Temperature SMT Process Conditions, Proceedings of the 2013 IPC APEX Conference, 2013, San Diego, CA. [7] K.Okamoto, K.Nomura, S.Doi, T. Akamatsu, S. Sakuyama, and K. Uenishi, Effect of Sb and Zn addition on Impact Resistance Improvement of Sn-Bi Solder Joints, IMAPS2014,September,2013, Orlando,FL. [8] Omid Mokhtari, Hiroshi Nishikawa, Effect of Minor Alloying Additive on the Shear Strength of Sn-58Bi Solder Joint, IMAPS2013,September 2013, Orlando, FL. [9] Morgana Ribas, Sujatha Chegudi, Anil Kumar, Sutapa Mukherjee, Siuli Sarkar, Ranjit Pandher, Rahul Raut, Bawa Singh, Low temperature Alloy Development for Electronics Assembly-Part II, SMTA International Conference, 2013, Fort Worth, TX. [10] Olivia.H.Chen, A.Molina R, R. Aspandair, K.Byrd, S.Mokler and K.K. Tang, Mechanical Shock and Drop Reliability Evaluation of the BGA Solder Joint Stank-Ups formed by Reflow Soldering SAC Solder Ball BGAs with BiSnAg and Resin-reinforced Solder Pastes, Proceedings of SMTA International Conference, 2015, Rosemont,IL. [11] Olivia.H. Chen, James Gao, Tim C.C.Pan, Kok Kwan Tang, Raiyo Aspandiar, Kevin Byrd, Bite Zhou, Scott Moker, and Al Molina, Solder Joint Reliability on Mixed SAC-BiSn Ball Grid Array Solder joints Formed with Resin Reinforced Bi-Sn Metallugy Solder Pastes, Proceedings of SMTA Intenational, September 2016, Rosemont, IL 1404
HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY?
HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY? ABSTRACT Printing of solder paste and stencil technology has been well studied and many papers have been presented on the topic. Very
More informationFILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA
FILL THE VOID III Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT This study is part three in a series of papers on voiding in solder joints and methods for mitigation of voids.
More informationHigh Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste
High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste YINCAE Advanced Materials, LLC WHITE PAPER October 2017 2017 YINCAE Advanced Materials, LLC - All Rights Reserved.
More informationFLIP CHIP LED SOLDER ASSEMBLY
As originally published in the SMTA Proceedings FLIP CHIP LED SOLDER ASSEMBLY Gyan Dutt, Srinath Himanshu, Nicholas Herrick, Amit Patel and Ranjit Pandher, Ph.D. Alpha Assembly Solutions South Plainfield,
More informationStudy on Solder Joint Reliability of Fine Pitch CSP
As originally published in the IPC APEX EXPO Conference Proceedings. Study on Solder Joint Reliability of Fine Pitch CSP Yong (Hill) Liang, Hank Mao, YongGang Yan, Jindong (King) Lee. AEG, Flextronics
More informationTOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC
TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC Presented By: Dale Lee E-mail: Dale.Lee@Plexus.Com April 2013 High Layer Counts Wide Range Of Component Package
More informationApplication Note 5026
Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Eutectic Surface Mount Assembly Application Note 5026 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry
More information!"#$%&'()'*"+,+$&#' ' '
!"#$%&'()'*"+,+$&#' *"89"+&+6'B22&83%45'8/6&10/%2'A"1'/22&83%4'/+#'C"0+0+D'8&67"#2'0+'&%&
More informationSMT Assembly Considerations for LGA Package
SMT Assembly Considerations for LGA Package 1 Solder paste The screen printing quantity of solder paste is an key factor in producing high yield assemblies. Solder Paste Alloys: 63Sn/37Pb or 62Sn/36Pb/2Ag
More informationUnderstanding the Effect of Process Changes and Flux Chemistry on Mid-Chip Solder Balling
As originally published in the IPC APEX EXPO Conference Proceedings. Understanding the Effect of Process Changes and Flux Chemistry on Mid-Chip Solder Balling Katherine Wilkerson, Ian J. Wilding, Michael
More informationWhat Can No Longer Be Ignored In Today s Electronic Designs. Presented By: Dale Lee
What Can No Longer Be Ignored In Today s Electronic Designs Presented By: Dale Lee E-mail: Dale.Lee@Plexus.Com 24 January 2008 Introduction Component packaging technology continues to decrease in size
More informationUltra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads
Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads Li Ma, Fen Chen, and Dr. Ning-Cheng Lee Indium Corporation Clinton, NY mma@indium.com; fchen@indium.com; nclee@indium.com Abstract
More informationIMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES
As originally published in the SMTA Proceedings. IMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES Brian Roggeman and Beth Keser Qualcomm Technologies, Inc. San Diego, CA, USA roggeman@qti.qualcomm.com
More informationB. Flip-Chip Technology
B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve
More informationA review of the challenges and development of. the electronics industry
SMTA LA/OC Expo, Long Beach, CA, USA A review of the challenges and development of SMT Wave and Rework assembly processes in SMT, the electronics industry Jasbir Bath, Consulting Engineer Christopher Associates
More informationCeramic Monoblock Surface Mount Considerations
Introduction Technical Brief AN1016 Ceramic Monoblock Surface Mount Considerations CTS ceramic block filters, like many others in the industry, use a fired-on thick film silver (Ag) metallization. The
More informationSoldering Module Packages Having Large Asymmetric Pads
Enpirion, Inc. EN53x0D AN103_R0.9 Soldering Module Packages Having Large Asymmetric Pads 1.0 INTRODUCTION Enpirion s power converter packages utilize module package technology to form Land Grid Array (LGA)
More informationSelective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses
Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses Mark Woolley, Wesley Brown, and Dr. Jae Choi Avaya Inc. 1300 W 120 th Avenue Westminster, CO 80234 Abstract:
More informationSOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS
SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS ABSTRACT: Dr. Mary Liu and Dr. Wusheng Yin YINCAE Advanced Materials, LLC Albany, NY 3D packaging has recently become very attractive
More informationM series. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.
www.ko-ki.co.jp Ver. 42017e.2 Prepared on Oct. 26, 2007 Koki no-clean LEAD FREE solder paste Anti-Pillow Defect Product information This Product Information contains product performance assessed strictly
More informationInnovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538
Innovations Push Package-on-Package Into New Markets by Flynn Carson STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010. Reprinted from Semiconductor International, April 2010. By choosing
More informationAN5046 Application note
Application note Printed circuit board assembly recommendations for STMicroelectronics PowerFLAT packages Introduction The PowerFLAT package (5x6) was created to allow a larger die to fit in a standard
More informationAssembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s
Assembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s By: MacDermind Final Finish Team MacDermid Inc. Flat solderable surface finishes are required for the increasingly dense PCB designs.
More informationBGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.
BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. www.circuittechnology.com The trend in the electronics interconnect industry towards Area Array Packages type packages (BGA s, CSP s, CGA s etc.)
More informationBOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES
BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES Ahmer Syed 1, Sundar Sethuraman 2, WonJoon Kang 1, Gary Hamming 1, YeonHo Choi 1 1 Amkor Technology, Inc.
More informationThermal Cycling and Fatigue
Thermal Cycling and Fatigue Gil Sharon Introduction The majority of electronic failures are thermo-mechanically related by thermally induced stresses and strains. The excessive difference in coefficients
More informationImprove SMT Assembly Yields Using Root Cause Analysis in Stencil Design
Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. Greeley, CO Abstract Reduction of first pass defects in the SMT assembly process minimizes cost, assembly
More informationREDUCED 2ND LEVEL SOLDER JOINT LIFE TIME OF LOW-CTE MOLD COMPOUND PACKAGES
REDUCED 2ND LEVEL SOLDER JOINT LIFE TIME OF LOW-CTE MOLD COMPOUND PACKAGES NOORDWIJK, THE NETHERLANDS 20-22 MAY 2014 Bart Vandevelde (1), Riet Labie (1), Lieven Degrendele (2), Maarten Cauwe (2), Johan
More informationImprove SMT Assembly Yields Using Root Cause Analysis in Stencil Design
Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical
More informationFill the Void IV: Elimination of Inter-Via Voiding
Fill the Void IV: Elimination of Inter-Via Voiding Tony Lentz FCT Assembly Greeley, CO, USA Greg Smith BlueRing Stencils Lumberton, NJ, USA ABSTRACT Voids are a plague to our electronics and must be eliminated!
More informationS3X58-M High Reliability Lead Free Solder Paste. Technical Information. Koki no-clean LEAD FREE solder paste.
www.ko-ki.co.jp #52007 Revised on Nov.27, 2014 Koki no-clean LEAD FREE solder paste High Reliability Lead Free Solder Paste S3X58-M500-4 Technical Information O₂ Reflowed 0.5mmP QFP 0603R This product
More informationPRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE
PRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE Product Name Product Code #515 LEAD FREE PASTE Sn99.0/Ag0.3/Cu0.7 EMCO#515-315P DOC CATEGORY: 3 PF EMCO#515-315P 14062010 REV.B Page 1 of 5 PRODUCT DESCRIPTION
More informationHOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE?
HOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE? Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT The surface finishes commonly used on printed circuit boards (PCBs) have
More informationBroadband Printing: The New SMT Challenge
Broadband Printing: The New SMT Challenge Rita Mohanty & Vatsal Shah, Speedline Technologies, Franklin, MA Gary Nicholls, Ron Tripp, Cookson Electronic Assembly Materials Engineered Products, Johnson City,
More informationDOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES?
DOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES? David Bernard Dage Precision Industries Fremont, CA d.bernard@dage-group.com Keith Bryant Dage Precision Industries Aylesbury, Buckinghamshire,
More informationLaser Solder Attach for Optoelectronics Packages
1 Laser Solder Attach for Optoelectronics Packages Elke Zakel, Lars Titerle, Thomas Oppert, Ronald G. Blankenhorn* Pac Tech Packaging Technologies GmbH Am Schlangenhorst 15-17, Germany Phone:+ 49 (0) 33
More informationApplication Note AN-1011
AN-1011 Board Mounting Application Note for 0.800mm Pitch Devices For part numbers IRF6100, IRF6100PBF, IR130CSP, IR130CSPPBF, IR140CSP, IR140CSPPBF, IR1H40CSP, IR1H40CSPPBF By Hazel Schofield and Philip
More informationAssembly Instructions for SCA6x0 and SCA10x0 series
Technical Note 71 Assembly Instructions for SCA6x0 and SCA10x0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI'S DIL-8 and DIL-12 packages...2 3 Package Outline and Dimensions...2
More informationImprove SMT Assembly Yields Using Root Cause Analysis in Stencil Design
Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical
More informationModelling the Impact of Conformal Coating Penetration on QFN Reliability
Modelling the Impact of Conformal Coating Penetration on QFN Reliability Chunyan Yin, Stoyan Stoyanov, Chris Bailey Department of Mathematical Sciences University of Greenwich London, UK. SElO 9LS c.yin@gre.ac.uk
More informationAssembly Instructions for SCC1XX0 series
Technical Note 82 Assembly Instructions for SCC1XX0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI's 32-lead Dual In-line Package (DIL-32)...2 3 DIL-32 Package Outline and Dimensions...2
More informationHKPCA Journal No. 10. Wetting of Fresh and Aged Immersion Tin and Silver Surface Finishes by Sn/Ag/Cu Solder. Minna Arra Flextronics Tampere, Finland
Wetting of Fresh and Aged Immersion Tin and Silver Surface Finishes by Sn/Ag/Cu Solder Minna Arra Flextronics Tampere, Finland Dongkai Shangguan & DongJi Xie Flextronics San Jose, California, USA Abstract
More informationDESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF PASSIVE COMPONENTS
DESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF 01005 PASSIVE COMPONENTS J. Li 1, S. Poranki 1, R. Gallardo 2, M. Abtew 2, R. Kinyanjui 2, Ph.D., and K. Srihari 1, Ph.D. 1 Watson Institute for Systems
More informationSurface Mount Header Assembly Employs Capillary Action
New Product Technology Surface Mount Header Assembly Employs Capillary Action Zierick s unique header assembly features capillary action to improve solder joint strength. As a result, pin retention force
More informationDesign and Assembly Process Implementation for Ball Grid Arrays (BGAs)
Design and Assembly Process Implementation for Ball Grid Arrays (BGAs) Developed by the Ball Grid Array Task Group (5-21f) of the Assembly & Joining Processes Committee (5-20) of IPC Supersedes: IPC-7095C
More informationFlip Chips. FA10-200x200 FA10-400x400 FA10-600x x 200 mils 400 x 400 mils
Flip Chip FlipChip International Flip Chip describes the method of electrically connecting the die to the package carrier. The package carrier, either substrate or leadframe, then provides the connection
More informationAND8081/D. Flip Chip CSP Packages APPLICATION NOTE
Flip Chip CSP Packages Prepared by: Denise Thienpont ON Semiconductor Staff Engineer APPLICATION NOTE Introduction to Chip Scale Packaging This application note provides guidelines for the use of Chip
More informationAPPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS
Keywords: OLGA, SMT, PCB design APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS Abstract: This application note discusses Maxim Integrated s OLGA and provides the PCB design and
More informationAn Investigation into Lead-Free Low Silver Cored Solder Wire for Electronics Manufacturing Applications
An Investigation into Lead-Free Low Silver Cored Solder Wire for Electronics Manufacturing Applications Shantanu Joshi 1, Jasbir Bath 1, Kimiaki Mori 2, Kazuhiro Yukikata 2, Roberto Garcia 1, Takeshi Shirai
More informationINFLUENCE OF PCB SURFACE FEATURES ON BGA ASSEMBLY YIELD
As originally published in the SMTA Proceedings INFLUENCE OF PCB SURFACE FEATURES ON BGA ASSEMBLY YIELD Satyajit Walwadkar, Todd Harris, Bite Zhou, Aditya Vaidya, Juan Landeros, Alan McAllister Intel Corporation
More information& Anti-pillow. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.
www.ko-ki.co.jp #46019E Revised on JUN 15, 2009 Koki no-clean LEAD FREE solder paste Super Low-Void & Anti-pillow Product information Pillow defect This Product Information contains product performance
More informationInitial release of document
This specification covers the requirements for application of SMT Poke In Connectors for use on printed circuit (pc) board based LED strip lighting typically used for sign lighting. The connector accommodates
More informationAdvances in stacked-die packaging
pg.10-15-carson-art 16/6/03 4:12 pm Page 1 The stacking of die within IC packages, primarily Chip Scale Packages (CSP) Ball Grid Arrays (BGAs) has evolved rapidly over the last few years. The now standard
More informationPrinting and Assembly Challenges for QFN Devices
Printing and Assembly Challenges for QFN Devices Rachel Short Photo Stencil Colorado Springs Benefits and Challenges QFN (quad flatpack, no leads) and DFN (dual flatpack, no lead) are becoming more popular
More informationTwo major features of this text
Two major features of this text Since explanatory materials are systematically made based on subject examination questions, preparation
More informationBob Willis Process Guides
What is a Printed Circuit Board Pad? What is a printed circuit board pad, it may sound like a dumb question but do you stop to think what it really does and how its size is defined and why? A printed circuit
More informationSESUB - Its Leadership In Embedded Die Packaging Technology
SESUB - Its Leadership In Embedded Die Packaging Technology Sip Conference China 2018 TDK Corporation ECBC, PAF, SESUB BU Kofu, Japan October 17, 2018 Contents SESUB Introduction SESUB Process SESUB Quality
More informationAPPLICATION NOTE. BGA Package Overview. Prepared by: Phill Celaya, Packaging Manager Mark D. Barrera, Broadband Knowledge Engineer.
Prepared by: Phill Celaya, Packaging Manager Mark D. arrera, roadband Knowledge Engineer PPLICTION NOTE PPLICTION NOTE USGE This application note provides an overview of some of the unique considerations
More informationEVALUATION OF STENCIL TECHNOLOGY FOR MINIATURIZATION
As originally published in the SMTA Proceedings EVALUATION OF STENCIL TECHNOLOGY FOR MINIATURIZATION Neeta Agarwal a Robert Farrell a Joe Crudele b a Benchmark Electronics Inc., Nashua, NH, USA b Benchmark
More informationElectronics Materials-Stress caused by thermal mismatch
Electronics Materials-Stress caused by thermal mismatch The point was well made in the early 1970s by David Boswell that surface mount assemblies have many issues in common with civil engineering. For
More informationBREAKING THROUGH FLUX RESIDUES TO PROVIDE RELIABLE PROBING ON PCBAS- CONSISTENT CONNECTIONS ACROSS DIFFERENT NO-CLEAN SOLDERS, FLUXES AND LAND DESIGNS
BREAKING THROUGH FLUX RESIDUES TO PROVIDE RELIABLE PROBING ON PCBAS- CONSISTENT CONNECTIONS ACROSS DIFFERENT NO-CLEAN SOLDERS, FLUXES AND LAND DESIGNS Paul Groome, Ehab Guirguis Digitaltest, Inc. Concord,
More informationFlip Chip Assembly on PCB Substrates with Coined Solder Bumps
Flip Chip Assembly on PCB Substrates with Coined Solder Bumps Jae-Woong Nah, Kyung W. Paik, Soon-Jin Cho*, and Won-Hoe Kim* Department of Materials Sci. & Eng., Korea Advanced Institute of Science and
More informationStencil Design Considerations to Improve Drop Test Performance
Design Considerations to Improve Drop Test Performance Jeff Schake DEK USA, inc. Rolling Meadows, IL Brian Roggeman Universal Instruments Corp. Conklin, NY Abstract Future handheld electronic products
More informationBumping of Silicon Wafers using Enclosed Printhead
Bumping of Silicon Wafers using Enclosed Printhead By James H. Adriance Universal Instruments Corp. SMT Laboratory By Mark A. Whitmore DEK Screen Printers Advanced Technologies Introduction The technology
More informationWhat the Designer needs to know
White Paper on soldering QFN packages to electronic assemblies. Brian J. Leach VP of Sales and Marketing AccuSpec Electronics, LLC Defect free QFN Assembly What the Designer needs to know QFN Description:
More informationApplication Note. Soldering Guidelines for Module PCB Mounting Rev 13
Application Note Soldering Guidelines for Module PCB Mounting Rev 13 OBJECTIVE The objective of this application note is to provide ANADIGICS customers general guidelines for PCB second level interconnect
More informationGetting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group
Getting the FLI Lead Out Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group Lead has been used in flip chip FLI for decades. RoHS Exemption 15 was enacted in recognition
More informationApplications of Solder Fortification with Preforms
Applications of Solder Fortification with Preforms Carol Gowans Indium Corporation Paul Socha Indium Corporation Ronald C. Lasky, PhD, PE Indium Corporation Dartmouth College ABSTRACT Although many have
More informationAND8211/D. Board Level Application Notes for DFN and QFN Packages APPLICATION NOTE
Board Level Application Notes for DFN and QFN Packages Prepared by: Steve St. Germain ON Semiconductor APPLICATION NOTE INTRODUCTION Various ON Semiconductor components are packaged in an advanced Dual
More informationPOSSUM TM Die Design as a Low Cost 3D Packaging Alternative
POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration
More informationPeripheral Flip Chip Interconnection on Au Plated Pads using Solder-Capped Cu Pillar Bumps
Noma et al.: Peripheral Flip Chip Interconnection on Au (1/6) [Technical Paper] Peripheral Flip Chip Interconnection on Au Plated Pads using Solder-Capped Cu Pillar Bumps Hirokazu Noma*, Kazushige Toriyama*,
More informationHandling and Processing Details for Ceramic LEDs Application Note
Handling and Processing Details for Ceramic LEDs Application Note Abstract This application note provides information about the recommended handling and processing of ceramic LEDs from OSRAM Opto Semiconductors.
More informationTechnology Development & Integration Challenges for Lead Free Implementation. Vijay Wakharkar. Assembly Technology Development Intel Corporation
Technology Development & Integration Challenges for Lead Free Implementation Vijay Wakharkar Assembly Technology Development Intel Corporation Legal Information THIS DOCUMENT AND RELATED MATERIALS AND
More informationGSP. TOYOTA s recommended solder paste for automotive electronics. Product information. LEAD FREE solder paste.
www.ko-ki.co.jp #47012E 2011.09.27 LEAD FREE solder paste TOYOTA s recommended solder paste for automotive electronics Product information Crack-Free Residue This Product Information contains product performance
More informationModule No. # 07 Lecture No. # 35 Vapour phase soldering BGA soldering and De-soldering Repair SMT failures
An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering Indian Institute of Science, Bangalore Module No. # 07 Lecture No. # 35 Vapour phase soldering
More informationA Novel Epoxy Flux On Solder Paste For Assembling Thermally Warped POP
A Novel Epoxy Flux On Solder Paste For Assembling Thermally Warped POP Ming Hu, Lee Kresge, and Ning-Cheng Lee Indium Corporation Askus@indium.com; Phone: (315) 853-4900 ABSTRACT A novel epoxy flux EF-A
More informationDescription of the Method Developed for Dye Penetrant Analysis of Cracked Solder Joints
Description of the Method Developed for Dye Penetrant Analysis of Cracked Solder Joints Background The extension of cracks in solder joints after fatigue testing is usually evaluated using crosssectioning
More informationAn Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering
An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering India Institute of Science, Bangalore Module No. # 02 Lecture No. # 08 Wafer Packaging Packaging
More informationA Technique for Improving the Yields of Fine Feature Prints
A Technique for Improving the Yields of Fine Feature Prints Dr. Gerald Pham-Van-Diep and Frank Andres Cookson Electronics Equipment 16 Forge Park Franklin, MA 02038 Abstract A technique that enhances the
More information10nm CPI Study for Fine Pitch Flip Chip Attach Process and Substrate
10nm CPI Study for Fine Pitch Flip Chip Attach Process and Substrate Ming-Che Hsieh, Chi-Yuan Chen*, Ian Hsu*, Stanley Lin* and KeonTaek Kang** Product and Technology Marketing / STATS ChipPAC Pte. Ltd.
More informationRecommended Attachment Techniques for ATC Multilayer Chip Capacitors
Recommended Attachment Techniques for ATC Multilayer Chip Capacitors Bulletin No. 201 ATC# 001-119 Rev. M; 8/07 1.0. SCOPE. This document describes the attachment techniques recommended by ATC for ceramic
More informationTECHNICAL INFORMATION. S03X7Ca-56M
Lead free SOLUTIONS you can TRUST TECHNICAL INFORMATION Lead Free No-clean Flux Cored Solder Wire The normal alloy composition of the lead free rosin flux cored solder wires, is now dominated by SnAg3.0Cu0.5
More informationInspection Method Sheet
Inspection Method Sheet Part Number: Generic Part Name: PCB Filters Drawing Number: Generic Operation: In Process / Final Page 1 of 10 Written By: Myra Cope Doc. #: TT-PC-0378 Rev. 14 Date: 10-15-08 Applicable
More informationSMTA Great Lakes Chapter Meeting
SMTA Great Lakes Chapter Meeting IPC-7711B/7721B Rework, Repair and Modification Presented By: Frank Honyotski Master IPC Trainer (MIT) STI Electronics, Inc. 1.1 Scope Procedure for rework/repair Aggregate
More informationHigh Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH
High Efficient Heat Dissipation on Printed Circuit Boards Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH m.wille@se-pcb.de Introduction 2 Heat Flux: Q x y Q z The substrate (insulation)
More informationinemi Statement of Work (SOW) Packaging TIG Primary Factors in Component Warpage
inemi Statement of Work (SOW) Packaging TIG Primary Factors in Component Warpage Version 3.0 Date: September 21, 2010 Project Leader: Peng Su (Cisco Systems) Co-Project Leader: inemi Coach: Jim Arnold
More informationDesign and Assembly Process Implementation for BGAs
Design and Assembly Process Implementation for BGAs Developed by the Device Manufacturers Interface Committee of IPC Supersedes: IPC-7095A - October 2004 IPC-7095 - August 2000 Users of this publication
More informationCan Nano-Coatings Really Improve Stencil Performance? Tony Lentz FCT Assembly
Can Nano-Coatings Really Improve Stencil Performance? Tony Lentz FCT Assembly tlentz@fctassembly.com Outline/Agenda Introduction Claims & questions about coatings Experiment design Results of coating performance
More informationAssembling SRD Products Onto Customer s PWBs. murata.com Copyright Murata Manufacturing Co., Ltd. All rights reserved.
Assembling SRD Products Onto Customer s PWBs 1 24 February 2017 1 murata.com Assembling SRD Products Onto Customer s PWBs Considerations/Topics PWB footprint (layout) Solder mask use/layout Type of solder
More informationApplication Specification Slim WtoB Poke-in Connector
Application Specification 114-137049 Slim WtoB Poke-in Connector 18APR 2016 REV:B 1. INTRODUCTION This specification covers the requirements for application of Slim WtoB Poke in connector for use on lighting
More informationTECHNICAL INFORMATION
TECHNICAL INFORMATION Super Low Void Solder Paste SE/SS/SSA48-M956-2 [ Contents ] 1. FEATURES...2 2. SPECIFICATIONS...2 3. VISCOSITY VARIATION IN CONTINUAL PRINTING...3 4. PRINTABILITY..............4 5.
More informationACOUSTIC MICRO IMAGING ANALYSIS METHODS FOR 3D PACKAGES
ACOUSTIC MICRO IMAGING ANALYSIS METHODS FOR 3D PACKAGES Janet E. Semmens Sonoscan, Inc. Elk Grove Village, IL, USA Jsemmens@sonoscan.com ABSTRACT Earlier studies concerning evaluation of stacked die packages
More informationinemi Statement of Work (SOW) Board Assembly TIG inemi Solder Paste Deposition Project
inemi Statement of Work (SOW) Board Assembly TIG inemi Solder Paste Deposition Project Version # 2.0 Date: 27 May 2008 Project Leader: Shoukai Zhang - Huawei Co-Project Leader: TC Coach: Basic Project
More informationInteresting Customer Questions
Interesting Customer Questions Topics of Customer Questions Gold plating vs Gold Flash Gull Wing Toe Fillet requirements Class 3 rework Tempered leads, what are they? 2 Gold Plating vs Gold Flash Question:
More informationSilicon Interposers enable high performance capacitors
Interposers between ICs and package substrates that contain thin film capacitors have been used previously in order to improve circuit performance. However, with the interconnect inductance due to wire
More informationAdvanced Embedded Packaging for Power Devices
2017 IEEE 67th Electronic Components and Technology Conference Advanced Embedded Packaging for Power Devices Naoki Hayashi, Miki Nakashima, Hiroshi Demachi, Shingo Nakamura, Tomoshige Chikai, Yukari Imaizumi,
More informationApplication Specification Releasable Poke-in Connector 08JUL 2015 REV:A
Application Specification 114-137055 Releasable Poke-in Connector 08JUL 2015 REV:A 1. INTRODUCTION This specification covers the requirements for application of Releasable Poke-in connector for use on
More informationPractical Solutions for Successful Pb-Free Soldering. Brian Allder Qualitek-Europe
Practical Solutions for Successful Pb-Free Soldering Brian Allder Qualitek-Europe Challenges/Barriers to Lead Free Cost Material Availability Process Modifications Material Compatibility Standards Inspection
More informationmcube LGA Package Application Note
AN-001 Rev.02 mcube LGA Package Application Note AN-001 Rev.02 mcube, Inc. 1 / 21 AN-001 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Land Grid Array (LGA) Package Sensors
More information