ADI 2006 RF Seminar. Chapter VI A Detailed Look at Wireless Signal Chain Architectures

Similar documents
ADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers

Radio Receiver Architectures and Analysis

RF/IF Terminology and Specs

Receiver Architecture

TSEK38 Radio Frequency Transceiver Design: Project work B

Session 3. CMOS RF IC Design Principles

Wideband Receiver for Communications Receiver or Spectrum Analysis Usage: A Comparison of Superheterodyne to Quadrature Down Conversion

ELEN 701 RF & Microwave Systems Engineering. Lecture 2 September 27, 2006 Dr. Michael Thorburn Santa Clara University

ELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018

Technician License Course Chapter 3 Types of Radios and Radio Circuits. Module 7

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

RADIO RECEIVERS ECE 3103 WIRELESS COMMUNICATION SYSTEMS

Co-existence. DECT/CAT-iq vs. other wireless technologies from a HW perspective

PTX-0350 RF UPCONVERTER, MHz

EE470 Electronic Communication Theory Exam II

Digital Signal Analysis

SC5307A/SC5308A 100 khz to 6 GHz RF Downconverter. Datasheet SignalCore, Inc.

RF Receiver Hardware Design

Common RF Test On ATE

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY

TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design

Receiver Design. Prof. Tzong-Lin Wu EMC Laboratory Department of Electrical Engineering National Taiwan University 2011/2/21

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR

Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface

The best radio for worst events. Over HF links. Hana Rafi - CEO Eder Yehuda - VP R&D

Transceiver Architectures (III)

A CMOS Sigma-Delta Digital Intermediate Frequency. to Radio Frequency Transmitter. Yongping Han

Today s communication

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Module 8 Theory. dbs AM Detector Ring Modulator Receiver Chain. Functional Blocks Parameters. IRTS Region 4

Windfreak Technologies SynthHD v1.4 Preliminary Data Sheet v0.2b

Receiver Architectures

26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone

Keysight Technologies 8 Hints for Making Better Measurements Using RF Signal Generators. Application Note

AL2230S Single Chip Transceiver for 2.4GHz b/g Applications (AIROHA)

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

SC5407A/SC5408A 100 khz to 6 GHz RF Upconverter. Datasheet. Rev SignalCore, Inc.

Superheterodyne Receiver Tutorial

WPS GHz Linear Power Amplifier Data Sheet

RFIC Design ELEN 351 Lecture 2: RFIC Architectures

WPS GHz Linear Power Amplifier Data Sheet

SC5306B 1 MHz to 3.9 GHz RF Downconverter Core Module. Datasheet SignalCore, Inc.

Lecture 15: Introduction to Mixers

Optimizing the Performance of Very Wideband Direct Conversion Receivers

Introduction to CMOS RF Integrated Circuits Design

Introduction to Receivers

RFID Systems: Radio Architecture

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection

PXIe Contents SPECIFICATIONS. 14 GHz and 26.5 GHz Vector Signal Analyzer

Demo board DC365A Quick Start Guide.

Measuring Non-linear Amplifiers

Gert Veale / Christo Nel Grintek Ewation

Understanding Low Phase Noise Signals. Presented by: Riadh Said Agilent Technologies, Inc.

TESTING METHODS AND ERROR BUDGET ANALYSIS OF A SOFTWARE DEFINED RADIO By Richard Overdorf

Keysight Technologies

Analog and RF circuit techniques in nanometer CMOS

QPSK-OFDM Carrier Aggregation using a single transmission chain

SSB0260A Single Sideband Mixer GHz

ENSC327 Communications Systems 5: Frequency Translation (3.6) and Superhet Receiver (3.9)

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

RF Fundamentals Part 2 Spectral Analysis

Implementation And Evaluation Of An RF Receiver Architecture Using An Undersampling Track-And-Hold Circuit

Utilizzo del Time Domain per misure EMI

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Satellite Communications: Part 4 Signal Distortions & Errors and their Relation to Communication Channel Specifications. Howard Hausman April 1, 2010

HF Receivers, Part 3

Prepared for the Engineers of Samsung Electronics RF transmitter & power amplifier

f o Fig ECE 6440 Frequency Synthesizers P.E. Allen Frequency Magnitude Spectral impurity Frequency Fig010-03

Keysight Technologies Making Accurate Intermodulation Distortion Measurements with the PNA-X Network Analyzer, 10 MHz to 26.5 GHz

A 1.9GHz Single-Chip CMOS PHS Cellphone

Lecture 12. Carrier Phase Synchronization. EE4900/EE6720 Digital Communications

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 1455A 5MHZ TO 1600MHZ HIGH LINEARITY DIRECT QUADRATURE MODULATOR LTC5598 DESCRIPTION

OBJECTIVES EQUIPMENT LIST

3GPP Radio Prototyping Using Radio420X. Technical Article. 3GPP Radio Prototyping Using Radio420X. nutaq.com

Low-Voltage IF Transceiver with Limiter/RSSI and Quadrature Modulator

ELEN 701 RF & Microwave Systems Engineering. Lecture 8 November 8, 2006 Dr. Michael Thorburn Santa Clara University

WPS GHz Linear Power Amplifier Data Sheet

Twelve voice signals, each band-limited to 3 khz, are frequency -multiplexed using 1 khz guard bands between channels and between the main carrier

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Understanding RF and Microwave Analysis Basics

Bridging the Gap between System & Circuit Designers

WPS GHz Linear Power Amplifier

8 Hints for Better Spectrum Analysis. Application Note

Improving Amplitude Accuracy with Next-Generation Signal Generators

Problems from the 3 rd edition

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

Analog and Telecommunication Electronics

HF Receivers, Part 2

8 Hints for Better Spectrum Analysis. Application Note

CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC

Radio Receivers. Al Penney VO1NO

Spectrum Analyzer Training

Test Challenges in MMICs, RFICs and High Speed Analog Circuits. Dror Regev

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

TestData Summary of 5.2GHz WLAN Direct Conversion RF Transceiver Board


Transcription:

DI 2006 R Seminar Chapter VI Detailed Look at Wireless Chain rchitectures 1

Receiver rchitectures Receivers are designed to detect and demodulate the desired signal and remove unwanted blockers Receiver must also get rid of unwanted signals that it generates (e.g. mixer spurs) Receiver uses variable gain and power detection Most Receivers will have some form of utomatic Gain Control Diversity: Some Receiver Systems have two separate Receive Paths (ntennas separated by a quarter wavelength). Diversity Receiver will either pick the strongest signal or intelligently combine both signals to increase signal power 2

Blockers a closer look Transmit Out-of-Band Blocker In-Band Blockers Rx Band Desired req Blockers can be orders of magnitude larger than the desired signal Large Blockers can jam a receiver Blockers can inter-modulate with each other and produce IMD products right at the frequency of the desired signal Some Blockers can be filtered (e.g. out-of-band) but others must be tolerated. 3

Superheterodyne (Single Conversion) I Sampling Receiver Band/Image ilter MIXER Channel Select ilter B C D E G H VG I SMPLING I DUPLEXER RSSI /GC TRNSMITTER Mixes the received signal from R down to a single I Uses SW filters to remove blockers and unwanted mixing components Detects signal power and implements GC at the I Reduces number of down-conversions by sampling the spectrum at an Intermediate requency but requires a high performance Is the most popular architecture in non-cellular applications 4

I Sampling low Transmit Out-of-Band Blocker In-Band Blockers Rx Band Desired req Channel Select ilter req B Transmit In-Band Blockers Rx Band Desired Out-of-Band Blocker req H GC & Nqyuist ilter I SMPLING CLOCK S 2nd Harmonic req In-Band Blockers C/D Desired Blocker IMD Product I T Rx Band req S-I S/2 req LO - R LO + R 5 E Desired LO Leakage LO req

How I sampling works The receiver uses R and I filters to eliminate the transmit signal and blockers so that only the desired signal is sampled The must sample at twice the signal bandwidth to meet Nyquist criteria Oversampling can be used to improve the signal to noise ratio by 3 db for each doubling of the sample frequency Harmonics of driver amp that are not filtered will degrade performance There is usually a clock recovery loop in an PG or DSP or both that locks the sampling rate to a multiple of the symbol rate 6

Direct Conversion Receiver Band ilter B C D E VG IQ DEMOD 0 90 G DUPLEXER RSSI /GC TRNSMITTER Saves money by mixing R spectrum to baseband in a single step Reduces component count and eliminates I SW filters There is a reason why R engineers have not tried this sooner removing offsets at baseband 7

Direct Conversion Receiver Transmit In-Band Blockers Desired Blocker IMD Product In-Band Blockers Desired Rx Band req Offset from LO Self Mixing & IP2 Intermodulation BB mp Distortion S/2 S req C Desired In-Band Blockers G Desired Carrier Nqyuist ilter Transmit Rx Band req S/2 S req In-Band Blockers E Transmit Blocker IMD Product Desired req Rx Band 8

Direct Conversion Receiver In-Band Blockers can only be eliminated at the end of the signal chain or in the digital domain. In-Band Blockers can mix in the ront End (before mixer) to produce an unwanted product at baseband LO leakage to the R input causes self-mixing and produces an unwanted dc offset at dc (right in the middle of the desired signal) Non-Ideal 90 degree balance in the Demodulator produces unwanted images of blockers which can be close to the carrier Direct Conversion Receivers are cheaper and smaller (no I SW filters, cheaper s, only one mixer) 9

Transmitter rchitectures Super Heterodyne with IQ Modulator Super Heterodyne with Real I DC Synthesis Direct Conversion Low I to R Conversion 10

Superheterodyne Transmitter using IQ Modulator -15 dbm 380 MHz -25 dbm Gain=10dB N=12 db OIP3=20 dbm P1 db=10 dbm -15 dbm -18 dbm -3 dbm +45 dbm DC SW CTIVE MIXER BND ILTER P DRIVER P I MP Diff to SE +15dB 48 db DC TxDC B D8345-10 db 0 to -20dB -3 db C D +10dB E G -5 dbm 380 MHz D4212L (Int-N) D4252 (rac-n) 1760 +/-30 MHz 1580 +/-30 MHz 1462.5 +/-37.5 MHz D8362 60 db RMS Detector D8362 60 db RMS Detector Superheterodyne Transmitter uses one or more Intermediate requencies. DC constructs the baseband signal, centered either at dc or at a low Intermediate requency (I) Gain control and filtering may be implemented at R, I, and baseband. Lots of power back-off to avoid distortion in non-constant envelope systems 11

Superheterodyne Transmitter using IQ Modulator B I I E IMGE LO C I D I G 12

Superheterodyne Transmitter using IQ Modulator Noise and Spurs generated in the I stage can be filtered fter mix to R, band filtering removes out of band noise along with the image In-Band noise generated in mix to R cannot be removed 13

Example: Superhet with I Synthesis of signal in IQ format 16-bit D8345 D8343 Step ttenuator Power mplifier D9777 22 Mhz 40dB 16-bit B C 380 MHz D E Band G ilter 402 MHz 1.52 GHz Driving IQ mod with a low I creates a single-sideband-like spectrum at the modulator output. Once I has been filtered (removing unwanted sideband and LO), modulation quality (EVM) is excellent. 14

Example: Superheterodyne Receiver with I Synthesis of signal in IQ format B C LOW I LOW I I LO LEKGE UNDESIRED UPPER SIDEBND E IMGES LO LEKGE D I G Unwanted LO leakage and Upper Sideband are filtered at I, resulting in excellent EVM If low I is high enough, do a single up-conversion to R 15

Direct Conversion Zero I rchitecture -15 dbm -18 dbm -3 dbm +45 dbm DC BND ILTER P DRIVER P +15dB 48 db DC 0 to -20dB -3 db D8349 D9767 TxDC -5 dbm 1760 +/-30 MHz 1580 +/-30 MHz 1462.5 +/-37.5 MHz D8362 60 db RMS Detector D8362 60 db RMS Detector Direct Conversion mixes a base-band signal from a dual DC up to the transmission frequency in a single step. With no I, gain control, filtering, and equalization must be performed either in the digital backend, at the reconstructed analog base-band output or at R. Effects of LO leakage and Upper Sideband Leakage occur in-band potentially interfering with the signal s EVM. Dual channels are required to generate the complex signal, any channel mismatch causes In-band distortion which cannot be filtered. High quality components are required to generate an accurate signal In-Band Modulator Noise cannot be filtered Calibration of LO leakage and Quadrature balance is generally necessary P to LO leakage can modulate or pull the PLL 16

Example: Direct Conversion Transmitter -15 dbm -18 dbm -3 dbm +45 dbm DC BND ILTER P DRIVER P DC D9767 TxDC +15dB 48 db 0to-20dB -3 db C D E D8349 B -5 dbm 1760 +/-30 MHz 1580 +/-30 MHz 1462.5 +/-37.5 MHz D8362 60 db RMS Detector D8362 60 db RMS Detector B req D req req C E req req 17

Poor OIP3 causes djacent Channel Leakage djacent Channel Leakage SNR Think of a broadband spectrum multiple tones inter-modulating with each other IM3 products produce djacent Channel Power/Leakage/Distortion Use 3-to-1 decay of IMD products to reduce dbc IMD but this degrades SNR 18

CPR and Noise vs. Output Power -55.0-150 CP - dbc -56.0-57.0-58.0-59.0-60.0-61.0-62.0-63.0 CP 2140 MHz Noise loor 2140 MHz -151-152 -153-154 -155-156 -157-158 Noise loor - dbm/hz (25 Mhz Carrier Offset) -64.0-159 -65.0-160 -30-28 -26-24 -22-20 -18 Per-Carrier Output Power - dbm CP degrades with increased output power due to IMD Noise is independent of input and output power t low power levels CP degrades because of falling SNR 19

Example: Low I to R Transmitter using I Synthesizing DC and Passive Mixer D9786 DC Pout -15 dbm 190 MHz NTI LIS -1 db -16 dbm I MP 10 db -6 dbm Gain= -5 db N= 5 db OIP3= +35 dbm P1 db= 25 dbm PSSIVE MIXER -11 dbm 0 to -20dB BND ILTER -3 db -14 dbm P DRIVER +15dB +1 dbm P 44 db +45 dbm +5 db -5 dbm 2.33 GHz 2.15 GHz 2.03 GHz D8362 60 db RMS Detector D8362 60 db RMS Detector Baseband DC, IQ Modulator and PLL are replaced by an I Synthesizing DC or DDS modulator Trade Off: High Performance DDS/DC + SW + Mixer + PLL vs. IQ DC + Modulator + PLL None of the problems typically associated with Direct Conversion Probably more expensive than Direct Conversion 20

Low I to R rchitecture ω LO ω I ω B ω I ω ω ω ω ω LO LO - I LO + I ω High Performance DC generates real I at a low I (100-200 MHz) Mixer performs Double Sideband Modulation dvantage: Unwanted LO and Sideband are removed -> excellent EVM Challenge: To move unwanted LO and upper sideband out of band means that the I must be quite high 21