Modelling and Simulation with Spice of Power VDMOSFET Transistor

Similar documents
Macromodeling of Power VDMOSFET Transistor Incorporating Self-Heating Effect

A Revised MOSFET Model With Dynamic Temperature Compensation

SGP100N09T. Symbol Parameter SGP100N09T Unit. 70* -Continuous (TA = 100 )

Characterization and Modeling of Silicon Carbide Power Devices and Paralleling Operation

Is Now Part of To learn more about ON Semiconductor, please visit our website at

1200 V SiC Super Junction Transistors operating at 250 C with extremely low energy losses for power conversion applications

HIP V, 10A Half Bridge Power MOSFET Array. Description. Features. Ordering Information. Symbol. Packages FN

DFP50N06. N-Channel MOSFET

Is Now Part of To learn more about ON Semiconductor, please visit our website at

SUPER-SEMI SUPER-MOSFET. Super Junction Metal Oxide Semiconductor Field Effect Transistor. 800V Super Junction Power Transistor SS*80R240S

Design and Characterization of a Three-Phase Multichip SiC JFET Module

Temperature-Dependent Characterization of SiC Power Electronic Devices

Packaging. Symbol. A Pulsed Drain Current...I DM Refer to Peak Current Curve Single Pulse Avalanche Rating... E AS

SUPER-SEMI SUPER-MOSFET. Super Junction Metal Oxide Semiconductor Field Effect Transistor. 800V Super Junction Power Transistor SS*80R380S

N-channel 30 V, 2.15 mω typ., 120 A Power MOSFET in a TO-220 package. Features. Order code. Description. AM01475v1_Tab

THE SPICE DYNAMIC BEHAVIOURAL ELECTROTHERMAL MODEL OF SILICON CARBIDE POWER MOSFET

SiC MOSFETs Based Split Output Half Bridge Inverter: Current Commutation Mechanism and Efficiency Analysis

Automotive-grade N-channel 400 V, Ω typ., 38 A MDmesh DM2 Power MOSFET in a TO-220 package. Features. Description. Table 1: Device summary

TO-220 G. T C = 25 C unless otherwise noted. Drain-Source Voltage 80 V. Symbol Parameter MSP120N08G Units R θjc

INVESTIGATION OF GATE DRIVERS FOR SNUBBERLESS OVERVOLTAGE SUPPRESSION OF POWER IGBTS

Next Generation Curve Tracing & Measurement Tips for Power Device. Kim Jeong Tae RF/uW Application Engineer Keysight Technologies

SUPER-SEMI SUPER-MOSFET. Super Junction Metal Oxide Semiconductor Field Effect Transistor. 600V Super Junction Power Transistor SS*20N60S. Rev. 1.

RFD14N05, RFD14N05SM, RFP14N05

FDS6612A Single N-Channel, Logic-Level, PowerTrench MOSFET

Features. Description. Table 1: Device summary Order code Marking Package Packing STD20NF06LAG D20N6LF6 DPAK Tape and Reel

SSP20N60S / SSF20N60S 600V N-Channel MOSFET

Features. Description. AM15572v1_no_tab. Table 1: Device summary Order code Marking Package Packing STWA48N60DM2 48N60DM2 TO-247 long leads Tube

Features. Description. Table 1: Device summary Order code Marking Package Packing STF24N60DM2 24N60DM2 TO-220FP Tube

TO-220 G D S. T C = 25 C unless otherwise noted

SMPS MOSFET. V DSS Rds(on) max I D

TSP13N 50M / TSF13N N50M

I2-PAK G D S. T C = 25 C unless otherwise noted. Drain-Source Voltage 260 V. Symbol Parameter SLB40N26C/SLI40N26C Units R θjc

HRF3205, HRF3205S. Features. 100A, 55V, Ohm, N-Channel, Power MOSFETs. Symbol. Ordering Information. Packaging. Data Sheet December 2001

QUAD N-CHANNEL MOSFET POWER MODULE

Features. Description. Table 1: Device summary Order code Marking Package Packing STF23N80K5 23N80K5 TO-220FP Tube

Features. Order code. Description. Table 1: Device summary Order code Marking Package Packing STL28N60DM2 28N60DM2 PowerFLAT 8x8 HV Tape and reel

PFP15T140 / PFB15T140

Features. Description. Table 1: Device summary Order code Marking Package Packing STF5N60M2 5N60M2 TO-220FP Tube

Features. Description. AM15572v1_tab. Table 1: Device summary Order code Marking Package Packing STP18N60DM2 18N60DM2 TO-220 Tube

Extremely Rugged MOSFET Technology with Ultra-low R DS(on) Specified for A Broad Range of E AR Conditions

A SiC JFET Driver for a 5 kw, 150 khz Three-Phase Sinusoidal-Input, Sinusoidal-Output PWM Converter

Power MOSFET FEATURES. IRF510PbF SiHF510-E3 IRF510 SiHF510. PARAMETER SYMBOL LIMIT UNIT Drain-Source Voltage V DS 100 V Gate-Source Voltage V GS ± 20

Product Summary. BV DSS typ. 84 V. R DS(ON) typ. 6.8 mω I D 60 A

Device Marking Device Device Package Reel Size Tape width Quantity HM60N08 HM60N08 TO-220-3L - - Parameter Symbol Limit Unit

VERIFICATION OF SPICE MODEL OF MOSFET

Features. Description. Table 1: Device summary Order code Marking Package Packing STW56N65DM2 56N65DM2 TO-247 Tube

Features G D. TO-220 FQP Series

Features. Description. Table 1: Device summary Order code Marking Package Packing STW70N60DM2 70N60DM2 TO-247 Tube

Device Marking Device Device Package Reel Size Tape width Quantity NCE60P12K NCE60P12K TO-252-2L - - -

GS61008T Top-side cooled 100 V E-mode GaN transistor Preliminary Datasheet

Power MOSFET FEATURES. IRL540PbF SiHL540-E3 IRL540 SiHL540

N-channel 600 V, 0.13 Ω typ., 21 A MDmesh DM2 Power MOSFETs in D²PAK, TO-220 and TO-247 packages. Features. Order code STB28N60DM2 STW28N60DM2

Device Marking Device Device Package Reel Size Tape width Quantity HM4884A HM4884A SOP Parameter Symbol Limit Unit

SJEP120R125. Silicon Carbide. Normally-OFF Trench Silicon Carbide Power JFET. Product Summary

UNIT 3: FIELD EFFECT TRANSISTORS

Triple Pulse Tester - Efficient Power Loss Characterization of Power Modules

Features. TO-3P FQA Series

A Spice-2 Subcircuit Representation For Power MOSFETs Using Empirical Methods

Comparison of SiC and Si Power Semiconductor Devices to Be Used in 2.5 kw DC/DC Converter

High-Temperature and High-Frequency Performance Evaluation of 4H-SiC Unipolar Power Devices

500V N-Channel MOSFET

GS61008T Top-side cooled 100 V E-mode GaN transistor Preliminary Datasheet

SLD8N6 65S / SLU8N65 5S

Features. TO-220 FQP Series

Analog and Telecommunication Electronics

T C =25 unless otherwise specified

T C =25 unless otherwise specified. Symbol Parameter Value Units V DSS Drain-Source Voltage 40 V

Prerelease Product(s) - Prerelease Product(s)

Automotive-grade dual N-channel 30 V, 5.9 mω typ., 20 A STripFET H5 Power MOSFET in a PowerFLAT 5x6 double island package. Features.

V DS =60V,I D =20A R DS(ON) V GS =10V Schematic diagram

Order code V DS R DS(on) max. I D

Radio Frequency Electronics

Single Pulse Avalanche Robustness and Repetitive Stress Ageing of SiC power MOSFETs

Description. Symbol Parameter Ratings Units V DSS Drain to Source Voltage 60 V V GSS Gate to Source Voltage ±20 V

Features G D. TO-220 FQP Series

Device Marking Device Device Package Reel Size Tape width Quantity TO-252-2L. Parameter Symbol Limit Unit

A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR

TO-261 G D S. T C = 25 C unless otherwise noted. Drain-Source Voltage 500 V. Symbol Parameter Max SLB830S SLI830S R θjc

Device Marking Device Device Package Reel Size Tape width Quantity NCE3080K NCE3080K TO-252-2L Parameter Symbol Limit Unit

Features. TO-3P FQA Series

T J =25 unless otherwise specified W W/ T J, T STG Operating and Storage Temperature Range -55 to +150

Features. Description. Table 1: Device summary Order code Marking Package Packing STL140N6F7 140N6F7 PowerFLAT 5x6 Tape and reel

Description TO-3PN D S. Symbol Parameter FDA18N50 Unit. Maximum Lead Temperature for Soldering Purpose, 300 C 1/8 from Case for 5 Seconds

Features. Description. Table 1: Device summary Order code Marking Package Packaging SCT50N120 SCT50N120 HiP247 Tube

onlinecomponents.com

TO-220F. 1. Gate 2. Drain 3. Source. Item Sales Type Marking Package Packaging 1 SW P 4N60 SW4N60 TO-220 TUBE 2 SW F 4N60 SW4N60 TO-220F TUBE

V DSS Rds(on) max I D

Features. Description. AM15572v1_no_tab. Table 1: Device summary Order code Marking Package Packing STF10N60M2 10N60M2 TO-220FP Tube

Lecture Note on Switches Marc T. Thompson, 2003 Revised Use with gratefulness for ECE 3503 B term 2018 WPI Tan Zhang

Controlling a DC-DC Converter by using the power MOSFET as a voltage controlled resistor

Features. TO-220F FQPF Series

Device Marking Device Device Package Reel Size Tape width Quantity NCE6990 NCE6990 TO unless otherwise noted)

Evaluating Conduction Loss of a Parallel IGBT-MOSFET Combination

N-channel 600 V, 0.68 Ω typ., 10 A, SuperMESH Power MOSFET in a TO-220FP ultra narrow leads package. Features. Description

Features. TO-220F FQPF Series

Device Marking Device Device Package Reel Size Tape width Quantity NCE1520K NCE1520K TO-252-2L - - -

Impact of module parasitics on the performance of fastswitching

NCE0250D. NCE N-Channel Enhancement Mode Power MOSFET. Description. General Features. Application

I2-PAK G D S. T C = 25 C unless otherwise noted. Drain-Source Voltage 650 V. Symbol Parameter SLB10N65S SLI10N65S Units R θjc

Electrical Characteristics (T A =25 unless otherwise noted) Off Characteristics Parameter Symbol Condition Min Typ Max Unit Drain-Source Breakdown Vol

Transcription:

International Journal of Science and Engineering Investigations vol. 1, issue 6, July 212 ISSN: 2251-884 Modelling and Simulation with Spice of Power VDMOSFET Transistor Messaadi Lotfi 1, Smail Toufik 2, Dibi Zohir 1,2, Advanced Electronic Laboratory (LEA), University of Batna, 5, Algeria ( 1 lotfi.messaadi@gmail.com, 2 smail.toufik77@yahoo.com, zohir.dibi@yahoo.com) Abstract- This paper provides a behavioral model in Pspice for a power MOSFET rated at 6V / 8 A for a wide temperature range. The Pspice model was built using device parameters extracted through experiment. The static and dynamic behavior of the power MOSFET is simulated and compared to the measured data to show the accuracy of the Pspice model. The temperature dependent behavior was simulated and analyzed. Keywords- MOSFET device; Power VDMOSFET;Power semi-conductors devices;thermal design;spice;device modelling. I. INTRODUCTION Circuit simulators play an important role in the development of modern electronic systems. Pspice is one of these simulators. When it comes to power devices it fails to simulate the inherent self-heating effect of the device where Power dissipation results in a rise in junction temperature. To overcome this, we developed a model that can adjust temperature dependent parameters. The MOSFET model reference on which this work is based has been explained in [1]-[2]-[]. The reader is encouraged to refer to these references for a full understanding of the MOSFET model parameters herein referred to as the standard SPICE MOSFET model. Recent works [8]-[9] have demonstrated methods of circumventing the SPICE global temperature definition, providing a means of using the device s own junction temperature as a self-heating feedback mechanism. The model developed in [8] has limitations involving proprietary algorithms, rendering the method of limited interest. Model implementation is convoluted, involving an analog behavioural MOSFET model (ABM) whose operating characteristics are dependent on a SPICE level- NMOS MOSFET. As a result, both the switching circuit and the load must be duplicated for the model to function. The implementation in [9] does not model the drain-source avalanche property of a MOSFET. Neither [8] nor [9] attempt to model the temperature characteristics of the intrinsic body diode. I. STANDARD SPICE MOSFET MODEL The macro-model in Figure 1 is that used in many Fairchild MOSFET device models. It is the evolution of many years of work and improvements from numerous contributors [1]-[7]. A significant advantage of this model is that extensive knowledge of device physics or process details are not required for implementing parametric data within the model. The following data curves are the basis used to generate the macro-model model over temperature: transfer characteristic, saturation characteristic, Rds (on), gate threshold voltage, drain-to-source breakdown voltage, intrinsic body diode voltage, capacitance versus drain-to-source voltage, and gate charge waveform. Parametric data for up to five temperature points are used for model calibration resulting in a macromodel that provides representative simulation data for any rated operating junction temperature. The limitation of the standard MOSFET model is found in simulations involving severe pulsed power dissipation, and parallel operation. Reliance of the SPICE MOSFET primitive on the global analysis temperature variable (.TEMP SPICE instruction) results in simulations having all MOSFETs operating at a single predefined temperature. Device behaviour under high power dissipation transitory excursions cannot be accurately modeled. Threshold voltage and Rds(on) are but two of the important parameters that can change sufficiently as to render a simulation inaccurate 22

Figure.1 Standard MOSFET Macro-model Dependent on Global Temperature Definition I. SELF-HEATING SPICE MOSFET MODEL Improved implementation of static and dynamic behaviour is achieved with the self-heating SPICE MOSFET model (Figure 2), an evolution of the standard MOSFET model (Figure 1). Improved implementation of static and dynamic behaviour is achieved. Temperature dependent model parameters respond in closed loop form to the junction temperature information provided by node Tj. Performance is independent of SPICE s global temperature definition.temp, circumventing the level- 1 NMOS model primitive self-heating limitation. All MOSFET operating losses are inclusive in the current source G_Pdiss (scaling of 1A = 1W dissipation) representing instantaneous power dissipation into the thermal model. Multiple MOSFETs may be simulated at different and variable junction temperatures. Each MOSFET can be connected to a heat sink model via node Tcase. The heat sink model can be device specific, so heat sink optimization becomes possible. Current source G_Pdiss is referenced to the simulation ground reference, permitting use of the model in bridge topologies Figure.2 Self-Heating MOSFET Macro-model Independent of Global Temperature Definition It may be used as a monitoring point, or it may be connected to a defined voltage source to override the selfheating feature. Tcase must be connected to a heat sink model. Treatment of connections to the model s gate, drain, and source terminals are no different than those of the standard MOFET model. U1 1 4 2 2 TJ 1 TCASE 5 FDB5AN6A_5NODE Figure. Self-Heating Power MOSFET PSPICE Symbol II. SELF-HEATING MODEL IMPLEMENTATION Ability to describe the value of a resistor and its temperature coefficients as a behavioural model referenced to a voltage node is necessary to express dependence on junction temperature. SPICE resistor ABMs do not permit voltage node references. Dynamic temperature dependence of the MOSFET s resistive element (expressed as separate lumped elements) and of the diode s resistive component cannot be implemented without a resistor behavioural model. This limitation is overcome by using a voltage controlled current source ABM expression (Figure 4). By using the nodes of the current source for voltage control, it becomes possible to express a resistor as a voltage-controlled current source by implementing the expression for the resistor s current as I = V/R (Tj). The resistance R (Tj) becomes a behavioural model expression dependent on the voltage node Tj representation of junction temperature. This voltage-controlled current source ABM International Journal of Science and Engineering Investigations, Volume 1, Issue 6, July 212 2 Paper ID: 1612-4

model was used to modify the standard MOSFET model from Figure 1 by implementing voltage dependent versions of RDRAIN, RSOURCE, and RSLC1. Behavioural expressions were implemented in the self-heating model to eliminate IT, RBREAK, RVTEMP, and VBAT through modification of EVTEMP, EVTHRES, and EBREAK. Figure.4 Implementing a Voltage Dependent ABM Resistor Model Temperature dependent resistive elements of diodes DBODY and DBREAK were separated from the diode model and expressed as voltage controlled current source ABM models G_RDBODY and G_RDBREAK. A large value resistor RDBODY was added to improve convergence. EDBODY is added in series with DBODY to incorporate the intrinsic body diode forward conduction drop temperature dependency. Junction temperature information is implemented by the inclusion of the thermal network Z θjc and current source G_P DISS. The thermal network parameters are supplied in Fairchild data sheets. G_P DISS calculates the MOSFET instantaneous operating loss, and expresses the result in the form of a current using the scaling ratio of 1A=1W. This is a circuit form implementation of the junction temperature from expression (1) Figure.5 Threshold voltage comparison between simulation and experiment of 8V / 6 Power MOSFET. T J = P Dissipation. Z θjc + T case (1) Where T J = junction temperature, P Dissipation = instantaneous power loss, Z θjc = thermal impedance junction-to-case and Tcase = Case temperature. Tj and Tcase use the scaling factor 1V = 1 o C. III. STATIC CHARACTERISTICS SIMULATION Figure 6. On-state resistance comparison between simulation and experiment of 8 V / 6 Power MOSFET. International Journal of Science and Engineering Investigations, Volume 1, Issue 6, July 212 24 Paper ID: 1612-4

Figure.9 Measured UIS waveforms for a Power MOSFET standard model Figure 7. Forward characteristic comparison between simulation and experiment of 6 V / 8 MOSFET at (-25, +25, +125) C. IV. SIMULATING UNCLAMPED INDUCTIVE SWITCHING The unclamped inductive switching (UIS) test circuit in Figure 5 was used to compare the performance of the VDMOSFET (.5 mω, 6V, TO-26) self-heating MOSFET model with that of the standard model and measurement results. Figure 9.a Simulated drain current for the Power MOSFET transistor L1 1 2 R V2 R2 1 2 U 2 1 TJ TCASE 4 Tj_self _heating V6 V7 FDP8AN6A_5NODE R1 C1 V5 Figure.8 UIS circuit used in the simulation The standard MOSFET model unclamped inductive switching simulation results were performed with PSPICE TNOM and.temp variables set to 25 o C (Figure 6). The lack of temperature feedback to the model results in a drain-source breakdown voltage that is strictly drain current dependent. Figure.9.b Simulated drain voltage for the Power MOSFET transistor without self heating effect International Journal of Science and Engineering Investigations, Volume 1, Issue 6, July 212 25 Paper ID: 1612-4

Figure.9.c Simulated Junction temperature for Power MOSFET transistor Figure.7.b Simulated drain Voltage for the Power MOSFET transistor with self heating effect V. FUTURE MODEL DEVELOPMENTS Figure.6.c. Simulated junction temperature Minor inaccuracy is introduced if previously published Fairchild Semiconductor MOSFET models are modified to become self-heating models, but are within device tolerance. The inaccuracy can be eliminated by including the variable T_ABS=25 in the level-1 NMOS MOSFET and the intrinsic body diode models during device specific model calibration, permitting full compatibility of the model with the new selfheating model. This term was included for the standard MOSFET model calibration of the Power MOSFET. Figure.7 Measured UIS waveforms for a Power MOSFET Self-Heating Model VI. CONCLUSION Unclamped inductive simulation results for a self heating MOSFET model are shown in Figure7. (a, b). Simulated drain-source breakdown voltage demonstrates the model dependence on junction temperature as well as drain current. Excellent agreement exits. In this paper, a 6 V / 8A power MOSFET has been tested and modeled. The static characteristics, such as the forward and transfer curves, the on-state resistance, and threshold voltage, have been extracted and calculated under different temperatures. The temperature dependency of them has also been analyzed. The comparison of static characteristic between Pspice model and measured data show good agreement with each other. By modification of built-in SPICE-like electrical model, adding simple ladder network model of MOSFET's thermal behaviour, relatively simple and accurate electro-thermal model of power MOSFET is obtained. Such a model can be successfully used in most standard electrical circuit simulators for determining semiconductor's operating temperature during various operation cycles. Final verification was provided on the unclamped circuit simulation example, when over temperature reaction time was measured and simulated for the same conditions. Good agreement of measured and simulated results confirms the expectations. Figure.7.a Simulated drain current for the Power MOSFET transistor International Journal of Science and Engineering Investigations, Volume 1, Issue 6, July 212 26 Paper ID: 1612-4

REFERENCES [1] J. Wang, T. Zhao, J. Li, A. Q. Huang, R. Callanan, F. Husna, A. Agarwal, Characterization, modeling, and application of 1-kV SiC MOSFET, IEEE Transactions on Electron Devices, vol. 55, no. 8, pp. 1798-186, Aug. 28. [2] S. Li, L. M. Tolbert, F. Wang, F. Z. Peng, Reduction of stray inductance in power electronic modules using basic switching cells, IEEE Energy Conversion Congress and Exposition (ECCE), 12-16 Sept. 21, [] F. Di Giovanni, G. Bazzano, A. Grimaldi, A New PSPICE Power MOSFET Subcircuit with Associated Thermal Model, PCIM 28 Europe, pp. 271-276. [4] C.F. Wheatley, Jr. and H.R. Ronan, Jr., Switching Waveforms of the L 2 FET: A 5Volt Gate Drive Power MOSFET, [5] D. T. Zweidinger, S. G. Lee, R. M. Fox, "Compact Modeling of BJT Self-Heating in SPICE", IEEE Transactions on Computer-Aided Design of IC and Systems, Vol. 12 No. 9, pp.168-175, 2. [6] A. Hefner, "Simulating the dynamic electrothermal behaviour of power electronic circuits and systems", IEEE Transactions on Power Electronics, Vl.8, No.4, Oct. 199. [7] Szekely, V., Van Bien, T., "Fine Structure of Heat Flow Path in Semiconductor Devices: Measurement and Identification Method," Solid-State Electronics,Vol. 1 (22), pp. 16-168. [8] C.F. Wheatley, Jr., H.R. Ronan, Jr., and G.M. Dolny, Spicing-up SPICE II Software For Power MOSFET Modeling, Fairchild Semiconductor, Application Note AN756, February 26. [9] P. Nance, M. Marz, Thermal Modelling of Power Electronic System. PCIM Europe, 2/2, pp. 2 27. [1] A. Maxim, D. Andreu, J. Boucher, "SPICE electrothermal modeling of power integrated circuits", IEEE MIEL'97 Conference. [11] Apendoorn, S. Schmitt, H.W. DE Donker, "An electrical model of a NPT-IGBT including transient temperature effects realized with PSPICE Device Equations modeling", Proceeding of IEEE ISIE'97 Conference, pp. 22-228. [12] Q. Chen, X. Yang, Z. Wang, L. Zhang, and M. Zheng, Thermal design considerations for integrated power electronics modules based on temperature distribution cases study, in IEEE PESC Rec., Orlando, FL, Jun. 17 21, 27, pp. 129 15. Lotfi messaadi was born in Algeria in 1985. He obtained his Engineer and his Magister degrees in Electronics in 27 and 21 respectively. He works now towards PhD degree in electronics. His research interests are on simulation and modeling of power devices. He is currently an assistant Lecturer, in electronic s Department, Batna University, Algeria. International Journal of Science and Engineering Investigations, Volume 1, Issue 6, July 212 27 Paper ID: 1612-4