Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers

Similar documents
High Data Rate 60 GHz CMOS Transceiver Design

High Data Rate 60 GHz CMOS Transceiver Design

A Digitally-Calibrated 20-Gb/s 60-GHz Direct-Conversion Transceiver in 65-nm CMOS

A 64-QAM 60GHz CMOS Transceiver with 4-Channel Bonding

mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion

A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD

Passive Device Characterization for 60-GHz CMOS Power Amplifiers

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

A 60GHz Transceiver RF Front-End

Design Considerations for 5G mm-wave Receivers. Stefan Andersson, Lars Sundström, and Sven Mattisson

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

An HCI-Healing 60GHz CMOS Transceiver

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

A 0.7 V-to-1.0 V 10.1 dbm-to-13.2 dbm 60-GHz Power Amplifier Using Digitally- Assisted LDO Considering HCI Issues

SiGe PLL design at 28 GHz

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in

A 60-GHz Digitally-Controlled Phase Modulator with Phase Error Calibration

RMO1C-1. Indoor and Outdoor Millimeter Wave Systems and RF/BB SoCs

Proposing. An Interpolated Pipeline ADC

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

Updates on THz Amplifiers and Transceiver Architecture

Session 3. CMOS RF IC Design Principles

SiNANO-NEREID Workshop:

Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs)

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

Research Overview. Payam Heydari Nanoscale Communication IC Lab University of California, Irvine, CA

RFIC Design ELEN 351 Lecture 2: RFIC Architectures

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

TSEK38 Radio Frequency Transceiver Design: Project work B

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

FD-SOI FOR RF IC DESIGN. SITRI LETI Workshop Mercier Eric 08 september 2016

RF/IF Terminology and Specs

mmw to THz ultra high data rate radio access technologies

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

Challenges in Designing CMOS Wireless System-on-a-chip

Receiver Architecture

A 60GHz CMOS Power Amplifier Using Varactor Cross-Coupling Neutralization with Adaptive Bias

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

2011/12 Cellular IC design RF, Analog, Mixed-Mode

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Low Power Communication Circuits for WSN

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

Full Duplex CMOS Transceiver with On-Chip Self-Interference Cancelation. Seyyed Amir Ayati

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

CMOS LNA Design for Ultra Wide Band - Review

RF Integrated Circuits

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Bridging the Gap between System & Circuit Designers

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

Project: IEEE P Working Group for Wireless Personal Area Networks N

A 1.9GHz Single-Chip CMOS PHS Cellphone

Pulse-Based Ultra-Wideband Transmitters for Digital Communication

433MHz front-end with the SA601 or SA620

A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs

What to do with THz? Ali M. Niknejad Berkeley Wireless Research Center University of California Berkeley. WCA Futures SIG

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer

NEW WIRELESS applications are emerging where

FA 8.1: A 115mW CMOS GPS Receiver

Design and Analysis of Quadrature Voltage Controlled Oscillator for Wireless Communication Standards

ITRS: RF and Analog/Mixed- Signal Technologies for Wireless Communications. Nick Krajewski CMPE /16/2005

Analog and RF circuit techniques in nanometer CMOS

Analog Circuits and Signal Processing. Series Editors Mohammed Ismail, Dublin, USA Mohamad Sawan, Montreal, Canada

Scalable and Synthesizable. Analog IPs

FULLY- DEPLETED SOI CMOS CIRCUITS AND TECHNOLOGY FOR ULTRALOW- POWER APPLICATIONS

TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design

A GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension

Dual-Frequency GNSS Front-End ASIC Design

Fiber-fed wireless systems based on remote up-conversion techniques

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

60 GHz Receiver (Rx) Waveguide Module

Digital-Centric RF-CMOS technology

An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna

Radioelectronics RF CMOS Transceiver Design

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology

Project: IEEE P Working Group for Wireless Personal Area Networks N

5 th Generation Wireless

Heterodyne Sensing CMOS Array with High Density and Large Scale: A 240-GHz, 32-Unit Receiver Using a De-Centralized Architecture

5G System Concept Seminar. RF towards 5G. Researchers: Tommi Tuovinen, Nuutti Tervo & Aarno Pärssinen

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies

Wireless Energy for Battery-less Sensors

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)

Receiver Architectures

ADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers

Project: IEEE Working Group for Wireless Personal Area Networks (WPANs(

Transcription:

2017.07.03 Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers Akira Matsuzawa and Kenichi Okada Tokyo Institute of Technology

Contents 1 Demand for high speed data transfer Developed high data-rate mm Wave transceivers ISSCC 2012: 10Gb/s 16QAM ISSCC 2014: 28Gb/s 4ch 16QAM, 64 QAM ISSCC 2016: 56Gb/s 68-102 GHz, 16QAM High data-rate circuit design Widely flat frequency characteristics Low phase noise QVCO Conquer the f max limit of CMOS: 300 GHz Tx Future prospect of high data-rate wireless systems Summary 2017.07.03 AWAD A. Matsuzawa, Tokyo Tech.

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. 2 Demand for high speed data transfer

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Progress of data rate in 60 GHz TRX 3 Data rate [G b/s] 60 50 40 30 20 Career frequency is L. T. 100 GHz Developed by our group 10 Other groups 0 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 Published year

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Transfer time vs. Data capacity 4 Transfer time of big contents can be reduced by increasing the data-rate. Millimeter wave can realize several second transfer of movie film in DVD. 10,000 Transfer time (sec) 1,000 100 10 1 0.1 0.01 Book Magazine Audio CD Visual DVD 200 Mbps 7 Gbps Millimeter wave 0.001 1 10 100 1000 10000 Data capacity [M Byte] 1Byte=8bit 20 Mbps Current wireless

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. 5 Our developed high data-rate mm Wave transceivers

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. High freq. operation of semiconductor devices 6 f T and f max of CMOS are increased by technology scaling G f c max NF min 1 1. 3gm Rg Rs max f c f f T 2500 2000 1500 1000 500 f max GaAs CMOS InP 0 2010 2015 2020 2025 2030 2500 2000 1500 1000 500 f T CMOS InP GaAs 0 2010 2015 2020 2025 2030 Bulk CMOS Ultra-Thin-Body Fully-Depleted (UTB FD) SOI Multi-Gate MOSFETs

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Ultra-high speed data transfer in 60GHz band 7 Wider BW and high # of bits are required 16QAM Q BPSK: 1.7 Gbps QPSK: 3.5 Gbps 16QAM: 7 Gbps 64QAM:10.5Gbps D rate N BW I BW: 1.8GHz, 4ch

60GHz CMOS transceiver attained 28Gbps Direct conversion 60GHz CMOS transceiver *K. Okada,, A. Matsuzawa., ISSCC 2014 I Q 8 TX Output RX Input PA LNA RF amp. RF amp. I Mixer I Mixer Q Mixer Q Mixer LO buf. 60GHz QILO LO buf. BB amp. 20GHz PLL control logic 60GHz QILO 2017.07.03 I Q AWAD A. Matsuzawa, Tokyo Tech.

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. FUJITSU 65nm CMOS Chip photo 4.2mm TX BB in 9 I MIXER LO BUF. TX out RX in PA LNA Q MIXER IMIXER & RF amp LO BUF. LO BUF. Q.OSC. Q.OSC. Logic PLL RX BB out QMIXER & RF amp TX: 186m WRX: 155mW PLL: 64mW CMOS 65nm, 1Al+11Cu TX: 186mW RX: 155mW PLL: 64mW LO BUF. Area TX 1.03mm 2 RX 1.25mm 2 PLL 0.90mm 2 Logic 0.67mm 2

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Measured characteristics 10 World's first 64QAM World s fastest 28Gbps Channel/ Carrier freq. Modulation ch.1 58.32GHz ch.2 60.48GHz 64QAM ch.3 62.64GHz ch.4 64.80GHz ch.1-ch.4 Channel bond 16QAM Data rate* 10.56Gb/s 10.56Gb/s 10.56Gb/s 10.56Gb/s 28.16Gb/s Constellation** Spectrum** 0-10 -20-30 -40-50 55.82 58.32 60.82 0-10 -20-30 -40-50 57.98 60.48 62.98-50 60.14 62.64 65.14 TX EVM** -27.1dB -27.5dB -28.0dB -28.8dB -20.0dB TX-to-RX EVM*** -24.6dB -23.9dB -24.4dB -26.3dB -17.2dB 0-10 -20-30 -40 0-10 -20-30 -40-50 62.30 64.80 67.30 0-10 -20-30 -40-50 55.56 58.56 61.56 64.56 67.56

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Chip with antenna in package 11 The 60GHz RF chip are mounted on the antenna in package

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Recent developed 60GHz transceiver set 12 Small size 60GHz transceiver set has been developed. It attains 6Gbps data transfer. Smart phone Gate

Challenge for Frequency Interleave (FI) 13 Conventional f LO 3GHz 28GHz f LO This work ISSCC 2016, K. K. Tokgoz, K. Okada, A, Matsuzawa f LO1 3GHz 3GHz 16GHz 16GHz f LO2 f LO1 f LO2 Relaxed BB design Higher SNR Many challenges

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Die Photo of W-Band TRX 14 TX HB In TX Out TX LB In 3mm Doubler In 34GHz Tripler In 34GHz 2mm RX HB Out RX In RX LB Out 65nm CMOS

Comparison Table Our group 15 Reference [5, 6] [7] [4] [8] This work Integration TX, RX TX, RX TX, RX TX, RX TX, RX Frequency [GHz] 240 155 57-66 57-66 68-102 Data Rate TRX Architecture Technology Power Cons. [mw] 16Gb/s (QPSK) TX: Heterodyne RX: Direct Conversion 65nm CMOS TX: 220 RX: 260 20Gb/s (QPSK) Heterodyne 45nm SOI TRX: 345 28.16Gb/s (16QAM) Direct Conversion 65nm CMOS TX: 251 RX: 220 42.2Gb/s (64QAM) Direct Conversion +Frequency Interleave 65nm CMOS TX: 544 RX: 432 56Gb/s (16QAM) Heterodyne+ Frequency Interleave 65nm CMOS TX: 260 RX: 300 [4] K. Okada, et al., ISSCC2014 [5] S. Kang, et al., RFIC2014 [6] S.V. Thyagarajan, et al., RFIC2014 [7] Y. Yang, et al., RFIC2014 [8] R. Wu, et al., ISSCC2016.13.6 2017.07.03 AWAD A. Matsuzawa, Tokyo Tech.

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. 16 High data-rate circuit design

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. High data rate techniques 17 Wider bandwidth and higher SNR are required to attain higher data rate Shannon s theory D BW log 1 rate 2 S N Multi-cascaded amplifier Wider bandwidth Higher SNR Passive mixer circuit Frequency interleaving Injection locked I/Q oscillator 7 bit ADC

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Effect of the gain flatness 18 Poor gain flatness makes ISI (Inter Symbol Interference) due to different gain for plus frequency and minus frequency.

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Multi-cascaded RF amplifiers 19 Multi-cascaded RF amplifier can increase the gain flatness due to the distributed resonant frequencies. 4-stage PA MIM TL TL MIM TL to antenna 4-stage CS-CS LNA ESD protection from antenna W=1m x40 1m x40 2m x20 2m x20

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Mixer circuit in TX 20 Passive mixer with resistive feedback RF amplifier can realize Widely flat impedance, rather than LC impedance matching method. Z 200// R 8 in( ) SW 2 Re Z RF LO Rf LO+ RSW 50 To PA Matching network ZRF LO- RSW RSW 200 Zin BB input Rf ZRF LO+ RSW 200 Zin

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Measured gain of TX circuit 21 The gain flatness of 2 db is attained for the band width of 4 GHz. Gain [db] 30 25 20 15 10 5 0 0.00 1.08 2.16 3.24 4.32 Frequency [GHz]

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Required phase noise of IQ-VCO for 16QAM 22 A phase noise of LT. -90dBc/Hz@1MHz is required for 16QAM systems A reported phase noise of 60GHz IQ VCO is -76dBc/Hz @1MHz at most Required CNR [db] K. Scheir, et al., ISSCC, pp. 494-495,Feb. 2009. 5 4 3 2 1 16QAM 8PSK AM-AM of PA QPSK 0-100 -98-96 -94-92 -90-88 -86-84 Phase noise [dbc/hz] @ 1MHz offset

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Q of inductors and capacitor 23 Q of capacitor is rapidly degraded with frequency. Q of Less than 10 at 60 GHz at most. Low phase noise 60 GHz VCO is hard to be realized. Q 60 50 40 30 20 10 switched capacitor 2nH inductor 8nH inductor Qc < 10 @ 60GHz 0.2nH inductor 0 0.1 1 10 100 Frequency [GHz]

Injection locking technique 24 Injection locking technique is a very important circuit technique for high frequency signal generation and frequency divider. Phase noise of the oscillator is mandated by the injection. t INJ N Output INJ P Injection signal t parallel injection Phase noise PN ILO Locking frequency range PN f L INJ f o 2 Q 20 log( N I inj I OSC 2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. ) N: Multiple number 9.5dB @ N=3

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Injection locked 60GHz I/Q VCO 25 Developed the injection locked 60 GHz quadrature VCO The 60 GHz quadrature VCO is injected by 20 GHz PLL PN OSC ( db) PN ( db) INJ 20log M Xtal PLL 20GHz VCO Injection pulse 60GHz IVCO 60GHz I 60GHz Q 60GHz QVCO A. Musa, K. Okada, A. Matsuzawa., in A-SSCC Dig. Tech. Papers, pp. 101 102, Nov. 2010.

Low phase noise can be realized 26 Quadrature injection locked 60GHz oscillator with 20GHz PLL Low phase noise of -96dBc/Hz @1MHz. Previous one is -76dBc/Hz@1MHz Best phase noise is achieved. 58-63GHz, -96dBc/Hz-1MHz offset A. Musa, K. Okada, A. Matsuzawa., in A-SSCC Dig. Tech. Papers, pp. 101 102, Nov. 2010. 2017.07.03 AWAD A. Matsuzawa, Tokyo Tech.

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. 27 Conquer the f max limit of CMOS 300 GHz Tx Prof. Fujishima s group s work of Hiroshima Univ.

CMOS 300GHzTransmitter 28 It is almost impossible to amplify the 300 GHz signal by CMOS technology. The 2 nd step-up mixer is used and combine the signal in the balun. To increase the RF power. The image suppression is needed. 10 GHz 48 GHz IF Tripler 3 145 10GHz LO 145 GHz IF LO 2 Square Mixer 300 GHz RF Balun 10 GHz IF Quasi-SSB Mixer IF LO 2 K. Takano, et al., Hiroshima Univ., ISSCC 2017, S17.9 2017.07.03 AWAD A. Matsuzawa, Tokyo Tech.

Performance comparison 29 Comparable frequency with compound semiconductor devices. Over 100 Gbps has been attained. K. Takano, et al., Hiroshima Univ., ISSCC 2017, S17.9 2017.07.03 AWAD A. Matsuzawa, Tokyo Tech.

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. 30 Future prospect of high data-rate wireless systems

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Calculations for data rate of TRX 31 Calculate the data rate as function of career frequency and Tx power Shannon s theory D rate BW log 2 1 SNR D rate BW log 10 SNR 0.3 BW SNR( db) 3 Received signal P RX ( db) P TX B OFF G AT G AR I L S LOSS Spatial loss Noise S LOSS P n c 4 20log 20log 20log df 4d 4dfc c ( dbm) 174 10 log BW d: distance f c : career frequency NF c

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. 60GHz Link budget (QPSK) 32 6dBm(P out )-4dB(back-off)=2dBm Tx Antenna gain:6dbi -71.5dB(1.5m loss)+6dbi(tx)+6dbi(rx) Required CNR: 9.8dB Suppress Phase noise PA nonlinearity I/Q mismatch ISI -3dB(loss) -60.5dBm Rx +6dB(NF) -80.6dBm =-174dBm(kT)+93.4dB(2.2GHz-BW) CNR +14.0dB -74.6dBm

Estimated data rate 33 Higher data rate can be expected up to the certain frequency, however it is reduced after that frequency. Higher power is required to increase the data rate. Data rate (Gbps) 150 100 50 2017.07.03 Dashed line: consider the SNR Solid line: neglect the SNR 64QAM Pt=20dBm 16QAM QPSK BPSK Pt=10dBm Pt=0dBm 0 0 10 100 1000 Carrier frequency (GHz) AWAD A. Matsuzawa, Tokyo Tech. Distance:1m Antenna gain:6dbi NF: 6dB Back off: 4dB Power loss: 3dB

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Future direction 34 Future direction should be chosen by the usage model High frequency and high power Best, but very difficult!! High frequency but low power High gain antenna Sharp beam Fixed point only! Medium frequency but high power Low gain antenna Short distance only! Reasonable high data rate Reasonable long distance

2017.07.03 AWAD A. Matsuzawa, Tokyo Tech. Summary 35