EE273 Lecture 6 Introduction to Signaling January 28, 2004

Similar documents
EE273 Lecture 7 Introduction to Signaling October 14, Today s Assignment

EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001

EE273 Lecture 5 Noise Part 2 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

High Performance Signaling. Jan Rabaey

EE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise. Today s Assignment

ECE 497 JS Lecture - 22 Timing & Signaling

High-speed Serial Interface

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

Introduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps

Hello, and welcome to the TI Precision Labs video series discussing comparator applications. The comparator s job is to compare two analog input

2.996/6.971 Biomedical Devices Design Laboratory Lecture 7: OpAmps

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423

The Digital Abstraction

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics

The Digital Abstraction

10-Bit µp-compatible D/A converter

MAS.836 HOW TO BIAS AN OP-AMP

LVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

INTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec

Lecture 3: Wireless Physical Layer: Modulation Techniques. Mythili Vutukuru CS 653 Spring 2014 Jan 13, Monday

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

EE273 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines. Today s Assignment

Low Cost 10-Bit Monolithic D/A Converter AD561

Transmission Line Drivers and Receivers for TIA EIA Standards RS-422 and RS-423

6.004 Computation Structures Spring 2009

AD557 SPECIFICATIONS. T A = 25 C, V CC = 5 V unless otherwise noted) REV. B

VLSI Design I; A. Milenkovic 1

LVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

Lecture 20: Passive Mixers

Signal Technologies 1

GCE Electronics Exemplar Exam Questions ELEC5: Communication Systems

XR FSK Modem Filter FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION FEATURES ORDERING INFORMATION APPLICATIONS SYSTEM DESCRIPTION

6.111 Lecture # 15. Operational Amplifiers. Uses of Op Amps

Digital Potentiometers Selection Guides Don t Tell the Whole Story

EE 486 Power Electronics Final Exam Coverage Prof. Ali Mehrizi-Sani

EE390 Final Exam Fall Term 2002 Friday, December 13, 2002

SELF-OSCILLATING HALF-BRIDGE DRIVER

Differential Amplifiers

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

300MHz, Low-Power, High-Output-Current, Differential Line Driver

3 Circuit Theory. 3.2 Balanced Gain Stage (BGS) Input to the amplifier is balanced. The shield is isolated

DS90C032B LVDS Quad CMOS Differential Line Receiver

High Common-Mode Rejection. Differential Line Receiver SSM2141 REV. B FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection

PART TOP VIEW V EE 1 V CC 1 CONTROL LOGIC

Inter-Operation of Interface Standards

Introduction. Protocol Definitions. The RS-485 Standard. APPLICATION NOTE 3884 How Far and How Fast Can You Go with RS-485?

Lecture 8 Amplifiers (Basics)

Data Encoding. Two devices are used for producing the signals: CODECs produce DIGITAL signals MODEMs produce ANALOGUE signals

High-side Current Sensing Techniques for the isppac-powr1208

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Voltage-to-Frequency and Frequency-to-Voltage Converter ADVFC32

C H A P T E R 02. Operational Amplifiers

CHARACTERIZATION OF OP-AMP

EECE494: Computer Bus and SoC Interfacing. Serial Communication: RS-232. Dr. Charles Kim Electrical and Computer Engineering Howard University

+5 V Powered RS-232/RS-422 Transceiver AD7306

NJM4151 V-F / F-V CONVERTOR

MOSA ELECTRONICS. Features. Description. MS8870 DTMF Receiver

Adaptive Cable Equalizer for IEEE 1394b

AN-1106 Custom Instrumentation Amplifier Design Author: Craig Cary Date: January 16, 2017

CMOS Schmitt Trigger A Uniquely Versatile Design Component

6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable

MediSpec SMI Non-Magnetic Transceiver

Welcome to 6.111! Introductory Digital Systems Laboratory

High Common-Mode Voltage Difference Amplifier AD629

DACPORT Low Cost, Complete P-Compatible 8-Bit DAC AD557*

DATA SHEET. MODULETEK: SFP10-CWDM-DML-xxxx-20KM-15DB-D10. 10Gb/s SFP+ CWDM 20km Transceiver. SFP10-CWDM-DML-xxxx-20KM-15DB-D10 Overview

Package and Pin Assignment SSOP-6 (0.64mm pitch) OSCIN OSCOUT TXEN 3 VSS 4 TXOUT 5 VSS 6 7 MODIN 8 HiMARK SW DO RES RESB VREFP VSS Symbol

Current Amplifying using a Line Driver

SEN366 Computer Networks

Model 25A Manual. Introduction:

LVDS/Anything-to-LVPECL/LVDS Dual Translator

Low Power. Video Op Amp with Disable AD810 REV. A. Closed-Loop Gain and Phase vs. Frequency, G = +2, R L = 150, R F = 715 Ω

Standard Products ACT4418N Variable Amplitude Transceiver for MACAIR (A3818, A4905, A5232, A5690), MIL-STD-1553 & SAE-AS15531 FEATURES

DS2186. Transmit Line Interface FEATURES PIN ASSIGNMENT

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

Quad Audio Switch REV. B BLOCK DIAGRAM OF ONE SWITCH CHANNEL

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required.

Electronics Design Laboratory Lecture #10. ECEN 2270 Electronics Design Laboratory

DS90C032 LVDS Quad CMOS Differential Line Receiver

PROLABS SFP-10G-LR-C 10GBd SFP+ LR Transceiver

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

PART MAX4144ESD MAX4146ESD. Typical Application Circuit. R t IN- IN+ TWISTED-PAIR-TO-COAX CABLE CONVERTER

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Application Note 5044

PROLABS J9150A-C 10GBd SFP+ Short Wavelength (850nm) Transceiver

ECEN620: Network Theory Broadband Circuit Design Fall 2014

PROLABS EX-SFP-10GE-LR-C

High Speed Digital Design & Verification Seminar. Measurement fundamentals

Phil Lehwalder ECE526 Summer 2011 Dr. Chiang

OBSOLETE. Low Cost Quad Voltage Controlled Amplifier SSM2164 REV. 0

Standard Products ACT4469D Dual Variable Amplitude Transceiver for H009 Specification

Lab 2: Discrete BJT Op-Amps (Part I)

Hello and welcome to today s lecture. In the last couple of lectures we have discussed about various transmission media.

Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University

PROLABS GP-10GSFP-1S-C 10GBd SFP+ Short Wavelength (850nm) Transceiver

Transcription:

EE273 Lecture 6 Introduction to Signaling January 28, 2004 Heinz Blennemann Stanford University 1 Today s Assignment Problem Set 4 on Web & handout eading Sections 7.4 and 7.5 Complete before class on Monday Midterm evening of Wed 2/11, 7-9PM local SITN students must come to Stanford for the exam we will have class on 2/13 2

A Quick Overview Introduction to Signaling transmission method current vs. voltage bipolar vs. unipolar termination scheme parallel, source, both, underterminated references 0 reference, transmitter reference, receiver reference source termination use reflection to double signal amplitude differential signaling 1.3-1.8x as many pins but many nice properties 3 Main Idea A good signaling system isolates the signal from noise rather than trying to overpower the noise crosstalk - terminate both ends, use homogeneous media ISI - matched terminations, no resonators, rise-time control Power supply noise avoid coupling into signal or reference - current mode, stable reference, differential signaling eference noise - bipolar signaling, differential signaling 4

An Example Signaling System 1. Transmitter: output impedance bipolar vs. unipolar amplitude rise time 3. eference Tx, x, diff Line length, impedance attenuation, discontinuities 4. eceiver offset, sensitivity, BW 2. Termination method source, dest, both, underterm 2. Termination method 5 Transmission Mode (Output Impedance) O V T I T TGND Voltage Mode GT TGND Current Mode 6

Voltage Mode vs. Current Mode In reality a continuum as O varies from 0 to. Both launch the same signal into the line V I i = i Main differences are ease of generation much easier to generate a small current than a small voltage especially with bipolar signaling coupling of supply noise coupling of return noise 7 Output esistance and Signal eturn Crosstalk Solve for signal return crosstalk using superposition voltage source V a active, all others shorted How much current goes down other lines? Other lines are in parallel with form a current divider V a O V b V c X = = O N 1 ( O 0 ) ( N 1) O 0 0 8

Signal eturn Crosstalk (continued) V a V b V c k I X X X = = = I = I = ( O 0 ) ( N 1) a a X O O N 1 ( N 1) ( N 1) 0 0 O O O 0 0 0 9 Signal eturn Crosstalk (concluded) V a V b k V c X O Since is usually << O we can approximate the formula with a simple ratio High output impedance reduces return crosstalk / for voltage mode =0 /2 for matched = for current mode = Even with current mode signaling, however, it is advantageous to have a source termination: O = But terminate to far side of return impedance 10

Source Terminated Current Mode I T 1 2 What is k X for this configuration? 11 Bipolar vs. Unipolar Signaling Unipolar signaling logic 0 is 0 ma logic 1 is 2x ma Bipolar signaling logic 0 is -x ma logic 1 is x ma gives balanced transmitter offsets same for 0 and 1 allows the use of 0 as a receiver reference Same applies to voltage-mode x V rather than x ma Can use offset threshold for unipolar signaling - complicated 0 1 0 1 0 x 2x 0 1 0 1 -x 0 x Threshold should be at midpoint of Tx excluded region, not midpoint of nominal values 12

A Typical Bipolar Current-Mode Driver Steers 5mA current between out and out- constant draw from both current sources elatively small devices in pbias inout out- about 10µm/0.13µm termination is much bigger Use directly for differential signaling Tie out- to return for single-ended signaling Half the supply power of a unipolar driver with the same signal swing nbias 13 Model of Bipolar Current-Mode Driver pbias OP D D nbias n inout out- ON 14

eferences eceiver compares received voltage or current to a reference to discriminate between symbols Errors in reference add directly to independent noise Several ways to generate a reference use 0 (bipolar signaling) derive from receiver power supply send from transmitter signal reference 15 Source Termination (Without receiver termination) What is response at S and to 10mA current step on source? assume line and termination are both 50Ω What about a narrow current pulse? S 16

Source Termination Advantages and Disadvantages Power current driver half the power as terminating at both ends voltage driver half the power as parallel termination no static power Cross talk rejects near-end cross talk but creates near-end cross talk at the far end of the line Proper waveform is observed only at receiver V More sensitive to inter-symbol interference one bounce vs. Two 17 Source Termination The Bottom Line Little difference between terminating just at the source and just at the receiver Much better to terminate both ends of the line V V 18

A Voltage-Mode Source Terminated Driver Looks like an simple driver, but Must digitally trim FETs to get T = to an acceptable tolerance Need a very low transmitter supply (250mV) to get an appropriate signal level ±125mV would be better if transmit supply is generated with a switching regulator, very low power is possible in- in out 19 Underterminated Sources Conventional inverter drivers have too high an output resistance (200Ω typical) operate off of too high a supply voltage (2.5V typical) If the inverter tries to drive a line to full swing, it must ringup the line resulting in large delay These inverters can be used as underterminated sources (high output impedance) to directly drive a 50Ω line with a low swing in O O VT Line is parallel terminated to mid-rail supply, V T. What are the signal levels on the line? Why mid-rail terminate? 20

Differential Signaling A differential signal is sent as a difference in voltage or current between two lines Typically a positive signal is sent on one line and its complement on the other line This uses twice as many pins as single-ended signaling right? wrong! 1.3-1.8x differential signaling has a separate return for each signal typically have 1 return for 2-8 signals V T V T O O T T 21 Advantages of Differential Signaling Signal serves as its own reference compare positive signal to complement to detect Twice the signal swing effective swing is A-B Noise immunity many noise source become common mode eturn current becomes strictly DC can be 0 for bipolar signaling V T V T O O 2 2 T T 22

Differential Signaling and Balanced Transmission Lines 2 2 2 2 23 Next Time Signaling over lumped media on-chip capacitive lines off-chip LC circuits Signal encoding and Signal Amplitude Driving C lines 24