Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

Similar documents
Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

Analog Multiplexer Demultiplexer

PI90LV9637. LVDS High-Speed Differential Line Receivers. Features. Description. Applications PI90LV9637

Quad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS

UNISONIC TECHNOLOGIES CO., LTD 4052 CMOS IC

CD4016BC Quad Bilateral Switch

Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

MM74HC4051 MM74HC4052 MM74HC Channel Analog Multiplexer Dual 4-Channel Analog Multiplexer Triple 2-Channel Analog Multiplexer

Triple 2-Channel Analog Multiplexer/Demultiplexer

Multiplexer/Demultiplexer Triple 2-Channel Analog Multiplexer/Demultiplexer

PI90LV022, PI90LVB022

PI90LV032A PI90LV028A PI90LV018A. 3V LVDS High-Speed Differential Line Receivers PI90LV032A. Features Signaling Rates >400Mbps (200 MHz) PI90LV028A

CD4066BC Quad Bilateral Switch

CD4066BC Quad Bilateral Switch

UNISONIC TECHNOLOGIES CO., LTD 4053 CMOS IC

74VHC Channel Analog Multiplexer 74VHC4052 Dual 4-Channel Analog Multiplexer 74VHC4053 Triple 2-Channel Analog Multiplexer

CD4016BC Quad Bilateral Switch

74VHC VHC VHC Channel Analog Multiplexer Dual 4-Channel Analog Multiplexer Triple 2-Channel Analog Multiplexer

HI-8585, HI ARINC 429 Line Driver PIN CONFIGURATION DESCRIPTION SUPPLY VOLTAGES FUNCTION TABLE FEATURES PIN DESCRIPTION TABLE

DATA SHEET. HEF4051B MSI 8-channel analogue multiplexer/demultiplexer. For a complete data sheet, please also download: INTEGRATED CIRCUITS

NTE4016B & NTE4016BT Integrated Circuit CMOS, Quad Analog Switch/Quad Multiplexer

MC74HC574A. Octal 3-State Noninverting D Flip-Flop. High Performance Silicon Gate CMOS

8-BIT SERIAL-INPUT SHIFT REGISTER WITH LATCHED 3-STATE OUTPUTS High-Performance Silicon-Gate CMOS

PI90LV022, PI90LVB022

MM74HC4066 Quad Analog Switch

UNISONIC TECHNOLOGIES CO., LTD 4066 CMOS IC

Presettable Up/Down Counter High-Voltage Silicon-Gate CMOS


Phase-Locked Loop High-Performance Silicon-Gate CMOS

UNISONIC TECHNOLOGIES CO., LTD

Obsolete Product(s) - Obsolete Product(s)

Quad 2-Input Data Selector/Multiplexer with 3-State Outputs High-Performance Silicon-Gate CMOS

functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied.

CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053

ORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF

CD74HC4067, CD74HCT4067

Dual 4-channel Analog Multiplexer/Demultiplexer. Features

ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

This document, MC74HC4066/D has been canceled and replaced by MC74HC4066A/D LAN was sent 9/28/01

PRELIMINARY N-CHANNEL MOSFET 1 P-CHANNEL MOSFET. Top View

ILX485. Low-Power, RS-485/RS-422 Transceivers TECHNICAL DATA

NTE980 Integrated Circuit CMOS, Micropower Phase Locked Loop (PLL)

Solid-state Multi-functional Timer

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only;and

Connection. Input II EEx ia IIC without SC red. Composition

MC14066B. Quad Analog Switch/Quad Multiplexer

TITLE MICROCIRCUIT, LINEAR, 1-Mbps QUAD DIGITAL ISOLATORS, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only;and

FST Bit Bus Switch

UNISONIC TECHNOLOGIES CO., LTD U74HC4051

Quad 2-Input Data Selectors/Multiplexer

Obsolete Product(s) - Obsolete Product(s)

FST Bit Low Power Bus Switch

Description. Features. Application. Pin Assignment. Pin Description. Logic Function Table PI5A3158B

M74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

M74HC251TTR 8-CHANNEL MULTIPLEXER (3-STATE)

PI5A3158B Low Voltage Dual SPDT Analog Switch 2:1 Mux/Demux Bus Switch

Features VSD006N08MS. Maximum ratings, at T j=25 C, unless otherwise specified. V Drain-Source breakdown voltage 80 V. Thermal Characteristics

Obsolete Product(s) - Obsolete Product(s)

74AC299 74ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins

Features VSD013N10MS TO-252. Maximum ratings, at T j=25 C, unless otherwise specified. V Drain-Source breakdown voltage 100 V. Thermal Characteristics

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4W53FU

HCF4044B QUAD NAND 3-STATE R-S LATCH

Solid-state Timer H3CT

DS3486 Quad RS-422, RS-423 Line Receiver

High Performance Silicon Gate CMOS


FST Bit Bus Switch

MX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information

MC14066BF. MARKING DIAGRAMS. MAXIMUM RATINGS (Voltages Referenced to V SS ) (Note 2.) ORDERING INFORMATION PDIP 14 P SUFFIX CASE 646

M74HCT574TTR OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT NON INVERTING

PO3B10A. Truth Table. High Bandwidth Potato Chip. 2-Channel, 2:1 Mux/DeMux Switch w/ Single Enable GND V DD GND SEL

FST3253 Dual 4:1 Multiplexer/Demultiplexer Bus Switch

90SQ... SERIES. 9 Amp SCHOTTKY RECTIFIER. Bulletin PD rev. E 06/05. Description/ Features. Major Ratings and Characteristics

74F540 74F541 Octal Buffer/Line Driver with 3-STATE Outputs

Universal microprocessor-based ON/OFF and P programmable controller MS8122A MS8122B

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

MX629. DELTA MODULATION CODEC meets Mil-Std DATA BULLETIN. Military Communications Multiplexers, Switches, & Phones

DM74LS126A Quad 3-STATE Buffer

74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs

M74HC245TTR OCTAL BUS TRANSCEIVER WITH 3 STATE OUTPUTS (NON INVERTED)

HCF4094B 8 STAGE SHIFT AND STORE BUS REGISTER WITH 3-STATE OUTPUTS

DM74ALS245A Octal 3-STATE Bus Transceiver

Obsolete. Features Y. Binary address decoding on chip. Dual-In-Line Packages CD4051BM CD4051BC CD4052BM CD4052BC CD4053BM CD4053BC

UNISONIC TECHNOLOGIES CO., LTD

FSAT66 Low Voltage Single SPST Normally Open Analog Switch with TTL Compatible Control Input

Three phase full Bridge with Trench MOSFETs in DCB isolated high current package

PO3B402A. High Bandwidth Potato Chip OE1 Y1+ Y1- GND SEL3 SEL1 D3- D3+ OE2 Y2+ Y2- Y3+ M3- M3+ OE3 SEL2 OE3 Y3+ Y3- SEL3 OE4 Y4+ Y4- SEL4

DATA SHEET. 1N914; 1N916 High-speed diodes DISCRETE SEMICONDUCTORS Sep 03

M74HC4052TTR DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

Obsolete Product(s) - Obsolete Product(s)

DS3486 Quad RS-422, RS-423 Line Receiver

Three phase full Bridge with Trench MOSFETs in DCB-isolated high-current package

MC14066B. Quad Analog Switch/Quad Multiplexer

FST Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch

Photo-electric detectors

8 x 4 Analog Switch Array

Obsolete Product(s) - Obsolete Product(s)

Transcription:

TECHNICAL DATA IW0B Analog Muliplexer Demuliplexer HighPerformance SiliconGae CMOS The IW0B analog muliplexer/demuliplexer is digially conrolled analog swiches having low ON impedance and very low OFF leakage curren. Conrol of analog signals up o peakopeak can be achieved by digial signal ampliudes of. o (if CC =, a CC EE of up o can be conrolled; for CC EE level differences above a CC of a leas. is required). These muliplexer circuis dissipae exremely low quiescen power over he full CC and CC EE supplyvolage ranges, independen of he logic sae of he conrol signals. When a logic is presen a he ENABLE inpu erminal all channels are off. The IW0B is a single 8channel muliplexer having hree binary conrol inpus, A, B and C, and an ENABLE inpu. The hree binary signals selec of 8 channels o be urned on, and connec one of he 8 inpus o he oupu. Operaing olage Range:.0 o 8 Maximum inpu curren of µa a 8 over full packageemperaure range; 0 na a 8 and 2 Noise margin (over full package emperaure range):.0 min @.0 supply 2.0 min @.0 supply 2. min @.0 supply 6 6 N SUFFIX PLASTIC D SUFFIX SOIC ORDERING INFORMATION IW0BN Plasic DIP IW0BD SOIC T A = o 2 C for all packages PIN ASSIGNMENT LOGIC DIAGRAM SinglePole, 8Posiion Plus Common Off FUNCTION TABLE ANALOG INPUTS/OUTPUTS X0 X X2 X X X X6 X 2 2 MULTIPLEXER/ DEMULTIPLEXER X COMMON OUTPUT/INPUT Conrol Inpus ON Enable Selec Channels C B A L L L L X0 L L L H X CHANNELSELECT INPUTS ENABLE A B C 9 6 L L H L X2 L L H H X L H L L X L H L H X PIN 6 = CC L H H L X6 PIN = EE L H H H X PIN 8 = H X X X None H = high level L = low level X = don care

IW0B MAXIMUM RATINGS * Symbol Parameer alue Uni CC DC Supply olage (Referenced o ) 0. o + IN DC Inpu olage (Referenced o ) 0. o CC +0. I IN DC Inpu Curren, per Pin ± ma P D Power Dissipaion in Sill Air 00* mw P o Power Dissipaion per Oupu Traisor 0 mw Tsg Sorage Temperaure 6 o +0 T L Lead Temperaure, mm from Case for Seconds (Plasic DIP or SO Package) *Maximum Raings are hose values beyond which damage o he device may occur. Funcional operaion should be resriced o he Recommended Operaing Condiio. * for Plasic DIP from o +0, for SO Package from o +6. +Deraing Plasic DIP: 2 mw/ from 0 o 2 SO Package: mw/ from 6 o 2 260 RECOMMENDED OPERATING CONDITIONS Symbol Parameer Min Max Uni CC DC Supply olage (Referenced o ).0 8 IN DC Inpu olage (Referenced o ) 0 CC T A Operaing Temperaure, All Package Types +2 This device conai proecion circuiry o guard agai damage due o high saic volages or elecric fields. However, precauio mus be aken o avoid applicaio of any volage higher han maximum raed volages o his highimpedance circui. For proper operaion, IN and OUT should be corained o he range ( IN or OUT ) CC. Unused digial pi mus be ied o an appropriae logic volage level (e.g., eiher or CC ). Unused Analog I/O pi may be lef open or erminaed. 2

IW0B DC ELECTRICAL CHARACTERISTICS Digial Secion Symbol Parameer Tes Condiio IH IL I IN I CC Minimum HighLevel Inpu olage, ChannelSelec or Enable Inpus Maximum Low Level Inpu olage, ChannelSelec or Enable Inpus Maximum Inpu Leakage Curren, ChannelSelec or Enable Inpus Maximum Quiescen Supply Curren (per Package) IS = CC hru kω I IS <2µA on all OFF Chanels R L =kω o IS = CC hru kω I IS <2µA on all OFF Chanels R L =kω o IN = CC or Channel Selec = CC or CC Guaraneed Limi.. 2.. 2.. Uni 8 ±0. ±0. ±.0 µa 0 0 0 00 600 000 µa DC ELECTRICAL CHARACTERISTICS Analog Secion CC Symbol Parameer Tes Condiio R ON Maximum ON Resisance IS = o CC R ON I OFF Maximum Difference in ON Resisance Beween Any Two Channels in he Same Package Maximum Off Channel Leakage Curren, Any One Channel Maximum Off Channel Leakage Curren, Common Channel 800 0 Guaraneed Limi 2 0 00 * * * 2 0 0 Uni 8 ±0 ±0 ±00 na 8 ±0 ±0 ±00 Ω Ω * Typical alue

IW0B AC ELECTRICAL CHARACTERISTICS (C L =0pF,Inpu r = f =.0 ) CC Symbol Parameer PHL( PLH) PHL( PLH) PZL( PZH) PZL2( PZH2) PLZ( PHZ) PLZ2( PHZ2) C IN C I/O Maximum Propagaion Delay, Analog Inpu o Analog Oupu (Figure ) R L =0kΩ, Maximum Propagaion Delay, ChannelSelec Inpu o Analog Oupu (Figure ) R L =0 kω, Maximum Propagaion Delay, ChannelSelec Inpu o Analog Oupu (Figure 2) R L = kω Maximum Propagaion Delay, Enable o Analog Oupu (Figure 2) R L = kω Maximum Propagaion Delay, ChannelSelec Inpu o Analog Oupu (Figure 2) R L = kω Maximum Propagaion Delay, Enable o Analog Oupu (Figure 2) R L =,0 kω Maximum Inpu Capaciance, ChannelSelec or Enable Inpus Maximum Capaciance EE == 60 0 0 0 60 Guaraneed Limi 2 60 0 0 0 60 2 0 0 0 00 0 EE =В, =0 0 0 0 EE =В, =0 00 00 00 EE =В, =0 0 0 0 0 2 60 0 2 60 0 2 60 EE =В, =0 00 00 600 Uni. pf C IS * pf C OS 0* Feedhrough C IOS 0.2*

IW0B ADDITIONAL APPLICATION CHARACTERISTICS Symbol Parameer Tes Condiio B W f f 2 THD AO/I Maximum On Channel Bandwidh or Minimum Frequency Respoe (db) (0db) Feedhrough Frequency (All Channels OFF) (0db) Signal Crossalk Frequency Toal Harmonic Disorion Addressor Enable o Signal Crossalk CC IS ** Limis Typical alue 2 Uni R L =kω log( OS / IS )=db OS a Common OUT/IN 2, MHz OS a Any Channel 2, 60 R L =kω log( OS / IS )=0db OS a Common OUT/IN 2, 2 MHz OS a Any Channel 2, 8 R L =kω log( OS / IS )=0db Beween Any 2 Channels 2, MHz f IS =khz sine wave, R L =kω*** r, f = Square Wave ** Peakopeak volage symmerical abou ( CC EE )/2. *** Boh ends of channel., 2, 0. 0.2 0.2 % 6 m (Peak)

IW0B INPUT ANALOG OUT PLH TLH 0% 0% % 90% PHL THL CC CC Figure. Swiching Waveforms r % PLZ 90% 0% f CC 0% PZL 90% CC ANALOG OUT % 90% OL OH PHZ % PZH Figure 2. Swiching Waveforms EXPANDED LOGIC DIAGRAM Channel IN/OUT Ucc 6 6 2 0 2 2 A B C 9 6 ENABLE Logic Level Conversion Binary o of 8 Decoder wih Enable COMMON OUT/IN 8 EE 6

IW0B N SUFFIX PLASTIC (MS 00BB) A 6 G F 0.2 (0.0) M T 9 8 D N B C T K SEATING PLANE NOTES:. imeio A, B do no include mold flash or prorusio. Maximum mold flash or prorusio 0.2 mm (0.0) per side. M L H J Dimeio, mm Symbol MIN MAX A 8.6 9.69 B 6.. C. D 0.6 0.6 F..8 G 2. H.62 J 0 K 2.92.8 L.62 8.26 M 0. 0.6 N 0.8 D SUFFIX SOIC (MS 02AC) T H 6 D G A 0.2 (0.0) M T C M 9 8 B K P C SEATING PLANE J R x NOTES:.Dimeio A and B do no include mold flash or prorusion. 2.Maximum mold flash or prorusion 0. mm (0.006) per side for A, for B 0.2 mm (0.0) per side. F M Dimeio, mm Symbol. MIN MAX A 9.80.0 B.80.00 C.. D 0. 0. F 0.0.2 G.2 H.2 J 0 8 K 0. 0.2 M 0.9 0.2 P.80 6. R 0.2 0.0