PI90LV032A PI90LV028A PI90LV018A. 3V LVDS High-Speed Differential Line Receivers PI90LV032A. Features Signaling Rates >400Mbps (200 MHz) PI90LV028A

Similar documents
PI90LV9637. LVDS High-Speed Differential Line Receivers. Features. Description. Applications PI90LV9637

PI90LV022, PI90LVB022

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A

PI90LV022, PI90LVB022

3V LVDS Quad Flow-Through Differential Line Driver. Features. Description. Block Diagram. Pin Configuration. Truth Table

PI90LV031A. 3V LVDS High-Speed Differential Line Drivers. Description. Features. Applications PI90LV027A PI90LV031A PI90LV017A

DATA SHEET. 1N914; 1N916 High-speed diodes DISCRETE SEMICONDUCTORS Sep 03

HI-8585, HI ARINC 429 Line Driver PIN CONFIGURATION DESCRIPTION SUPPLY VOLTAGES FUNCTION TABLE FEATURES PIN DESCRIPTION TABLE

Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

DS90C032B LVDS Quad CMOS Differential Line Receiver


DS90C032 LVDS Quad CMOS Differential Line Receiver

Single, 3 V, CMOS, LVDS Differential Line Receiver ADN4662

functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied.

3 V, LVDS, Quad CMOS Differential Line Receiver ADN4666

Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664

Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

UT54LVDS032 Quad Receiver Advanced Data Sheet

3 V LVDS Quad CMOS Differential Line Driver ADN4667

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only;and

3 V LVDS Quad CMOS Differential Line Receiver ADN4668

DS90C031 LVDS Quad CMOS Differential Line Driver

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

MX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information

DS90LV032A 3V LVDS Quad CMOS Differential Line Receiver

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram.

ORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only;and

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

DS90LV048A 3V LVDS Quad CMOS Differential Line Receiver

1N Amp SCHOTTKY RECTIFIER. Bulletin PD rev. C 11/02. Description/ Features. Major Ratings and Characteristics

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

3 V, LVDS, Quad, CMOS Differential Line Driver ADN4665

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663

90SQ... SERIES. 9 Amp SCHOTTKY RECTIFIER. Bulletin PD rev. E 06/05. Description/ Features. Major Ratings and Characteristics

UT54LVDM031LV Low Voltage Bus-LVDS Quad Driver Data Sheet September, 2015

LVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

UT54LVDS031 Quad Driver Data Sheet September,

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration.

UT54LVDS032 Quad Receiver Data Sheet September 2015

UT54LVDS032LV/E Low Voltage Quad Receiver Data Sheet October, 2017

TITLE MICROCIRCUIT, DIGITAL, 9 CHANNEL RS- 422/ RS-485 TRANSCEIVER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED

LVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1

BAV70WT1G SBAV70WT1G Dual Switching Diode Common Cathode

4bit LVDS Receiver BU90LV048. LVDS Interface ICs

ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)

Quad LVDS Line Receiver with Flow-Through Pinout and In-Path Fail-Safe

PI3V314. Low On-Resistance, 3.3V High-Bandwidth 3-Port, 4:1 Mux/DeMux VideoSwitch. Features. Description. Pin Configuration.

FIN1532 5V LVDS 4-Bit High Speed Differential Receiver

MC74HC574A. Octal 3-State Noninverting D Flip-Flop. High Performance Silicon Gate CMOS

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram

800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

TOP VIEW MAX9111 MAX9111

AK8777B. Overview. Features

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

ILX485. Low-Power, RS-485/RS-422 Transceivers TECHNICAL DATA

PI5C3384 PI5C3384C PI5C32384 (25Ω)

IR Receiver Modules for Remote Control Systems

DS91D180/DS91C180 Multipoint LVDS (M-LVDS) Line Driver/Receiver

D44VH10 (NPN), D45VH10 (PNP) Complementary Silicon Power Transistors 15 A COMPLEMENTARY SILICON POWER TRANSISTORS 80 V, 83 W

Photo Modules for PCM Remote Control Systems

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

FIN V LVDS High Speed Differential Driver/Receiver

DS90LV017A LVDS Single High Speed Differential Driver

Programmable DC Electronic Loads 8600 Series

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration.

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration.

Programmable DC Electronic Load 8600 Series

PRELIMINARY N-CHANNEL MOSFET 1 P-CHANNEL MOSFET. Top View

Single/Dual LVDS Line Receivers with In-Path Fail-Safe


Programmable DC Electronic Loads 8600 Series

Solid-state Timer H3CT

Step Down Voltage Regulator with Reset TLE 6365

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration

CARD 1 CARD 15 CARD 16. Maxim Integrated Products 1

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

Primary Side Control SMPS with Integrated MOSFET

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

Control circuit for a Self-Oscillating Power Supply (SOPS) TDA8385

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch

HRF32. Silicon Schottky Barrier Diode for Rectifying. ADE D(Z) Rev 4 Jul Features. Ordering Information. Outline


2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux

Potato IC. Contact Potato Semiconductor for IP or detail. PotatoSemi High frequency noise cancellation technology.

IR Receiver Modules for Remote Control Systems

DS90C402 Dual Low Voltage Differential Signaling (LVDS) Receiver

SP7611A, SP7612/12A, SP7614/14A Low Dropout LED Driver for any Color LED

MX629. DELTA MODULATION CODEC meets Mil-Std DATA BULLETIN. Military Communications Multiplexers, Switches, & Phones

PI3HDMI412-B. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch based on TMDS Signaling Standard

Three phase full Bridge with Trench MOSFETs in DCB isolated high current package

UT54LVDM055LV Dual Driver and Receiver Data Sheet June, 2016

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9-

DS26C31T/DS26C31M CMOS Quad TRI-STATE Differential Line Driver

DIFFERENTIAL DRIVER CHARACTERISTICS

PI5C32X384/32X384C. 20-Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description

SPLVDS032RH. Quad LVDS Line Receiver with Extended Common Mode FEATURES DESCRIPTION PIN DIAGRAM. Preliminary Datasheet June

Transcription:

PI90LV032A PI90LV02A PI90LV0A 3V LVDS HighSpeed Differenial Line Receivers Feaures Signaling Raes >400Mbps (200 MHz) PI90LV032A Single 3.3V Power Supply Design Acceps ±350mV (ypical) Differenial Swing Maximum Differenial Skew of 0.35ns Maximum Propagaion Delay of 3.3ns Low Volage TTL (LVTTL) Oupus Indusrial Temperaure Operaing Range: 40 C o 5 C Open, Shor, and Terminaed Fail Safe Mees or Exceeds IEEE 596.3 SCI Sandard Mees or Exceeds ANSI/TIA/EIA644 LVDS Sandard Packaging (Pbfree & Green avaliable): SOIC, TSSOP, and MSOP RIN RIN ROUT EN ROUT2 RIN2 ROUT3 RIN3 RIN3 RIN2 2 3 4 5 6 7 PI90LV02A 6 5 4 6Pin 3 W, L 2 0 9 EN* RIN4 VCC RIN4 RIN4 ROUT4 RIN2 RIN3 RIN4 RIN RIN R RIN3 RIN2 EN EN* R2 R3 R4 ROUT ROUT2 ROUT3 ROUT4 Descripion The PI90LV032A, PI90LV02A, and PI90LV0A are differenial line receivers ha use lowvolage differenial signaling (LVDS) o suppor daa raes in excess of 400 Mbps. These producs are designed for applicaions requiring highspeed, lowpower consumpion and low noise generaion. A differenial inpu signal (350mV) is ranslaed by he device o 3V CMOS oupu level. Exclusive o he PI90LV032A quad receiver is a powerdown mode ha Threesaes he oupus and places he device in a lowpower idle sae (40mW ypical). Applicaions Applicaions include poinopoin and mulidrop baseband daa ransmission over conrolled impedance media of approximaely 00 Ohms. The ransmission media can be prined circui board races, backplanes, or cables. The PI90LV032A, PI90LV02A, PI90LV0A and companion line drivers (PI90LV03A, PI90LV027A, and PI90LV07A) provide new alernaives o RS232, PECL, and ECL devices for highspeed, poinopoin inerface applicaions. RIN RIN RIN2 RIN2 RIN RIN RIN RIN RIN2 RIN2 PI90LV0A RIN RIN NC NC 2 Pin 7 3 4 W,U 6 5 Pin 2 W,U 3 4 7 6 5 VCC ROUT ROUT2 VCC ROUT NC R R2 R ROUT ROUT2 ROUT PS423D //0

3V LVDS HighSpeed Differenial Line Receivers Funcion Tables PI90LV032A Enables E N EN* R N Inpu s Oupu I R IN H X H L H H X L H L X L H L H X L L H L L H X X Z Pin Descripions Name R OUT R IN R IN Descripio n TTL/CMOS receiver oupu pins Noninvering receiver inpu pins Invering receiver inpu pins Ground pin V C C Posiive power supply pin, 3.3V ±0% PI90LV02A Inpus Oupu R IN R IN H L H L H L PI90LV0A Recommended Operaing Condiions Supply Volage Receiver Inpus M in. T yp. Max. (VC C) 3. 0 3. 3 3. 6 Inpu Volage Oupu R IN R IN H L H L H L 3. 0 Unis V Absolue Maximum Raings (see Noe, Page 4) Supply Volage ( )... 0.3V o 4.0V Inpu Volage (R IN, R IN )... 0.3V o 3.9V Enable Inpu Volage (EN, EN*)... 0.3V o ( 0.3V) Oupu Volage ( )... 0.3V o ( 0.3V) S Package... 750mW Derae S Package....2mW/ C above 25 C Sorage Temperaure Range... 65 C o 50 C Lead Temperaure Range Soldering (4s)... 260 C Maximum Juncion Temperaure... 50 C ESD Raing... 6kV Noe: Sresses greaer han hose lised under Absolue Maximum Raings may cause permanen damage o he device. This is a sress raing only and funcional operaion of he device a hese or any oher condiions above hose indicaed in he operaional secions of his specificaion is no implied. Exposure o absolue maximum raing condiions for exended periods may affec reliabiliy. Operaing Free Air Temperaure (TA) 40 25 5 C 2 PS423D //0

3V LVDS HighSpeed Differenial Line Receivers Elecrical Characerisics Over supply volage and operaing emperaure ranges, unless oherwise specified. (Noe 2) Symbol Paramee r Condiion s P in M in. T yp. Max. Unis V TH V TL VCMR I IN Differenial Inpu Threshold Differenial Inpu Threshold High Low CommonMode Volage Range Inpu Curren Vcm =.2V(2) 00 20 20 00 R I N, V I D = 200mV peakopeak(5) 0. 2. 3 V R IN V IN = 2.V 0 ± 0 V IN V IN = 3.6 or 0V = 0V 0 ± 0 = 3.6V = 0V 20 20 mv μa I OH = 0.4mA, VID = 200mV 2.7 3. 0 V OH V OL Oupu High Volag e Oupu Low Volag e I OH I OH I OL = 0.4mA, Inpu erminae d 2. 7 3. 0 = 0.4mA, Inpu shored 2. 7 3. 0 = 2mA, VID = 200mV 0. V I OS O upu Shor Circui Curren Enabled, Vou = 0V(0) 5 4 20 ma I OZ Oupu ThreeSae Curren Disabled, VOUT = 0V or VCC 0 ± 0 μa V IH V IL I I Inpu High Volag e Inpu Low Volag e Inpu Curren V IN = 0V or VC C, Oher Inpu = VCC or EN, EN* 2.0 0. V 0 ± 0 μa V CL Inpu Clamp Volag e I CL = ma. 5 0. V I CC No Load Supply Curren Receivers Enabled EN, EN* = VCC or, Inpu s Open EN, EN* = 2.4V or 0.5V, Inpus Open 0 5 0 5 ma ICCZ No Load Supply Curren Receivers Disabled EN =, EN* = VC C, Inpus Open 7 0 3 PS423D //0

3V LVDS HighSpeed Differenial Line Receivers Swiching Characerisics Over supply volage and operaing emperaure ranges, unless oherwise specified. (Noes 3,4,7,) Symbol Paramee r C ondiion s M in. T yp. Max. Unis PHLD Differenial Propagaion Delay High o Low ( V C M =.2V). 4. 7 PLHD SKD SKD2 SKD3 SKD4 TLH THL PHZ Differenial Propagaion Delay Low o Differenial Pulse Skew P HLD LHD High ( V (6) P C M.2V) =. 4. 7 D ifferenial ChanneloChannel Skewsame devic e( 7) C L = 0pF 0 0. 0. 5 D ifferenial ParoPar Skew( ) V ID = 200mV. 0 D ifferenial ParoPar Skew 9) (Figures & 2) 0 0. 0.35 (. 5 Rise Tim e 0.35. 2 Fall Tim e 0.35. 2 Disable Time High o Z R L = 2KΩ 2 ns PLZ PZH PZL MAX Disable Time Low o Z 6 2 C L = 0pF Enable Time Z o High 7 (Figures 3 & 4) Enable Time Z o Low 7 (3) Maximum Operaing Frequenc y All channels swiching 200 250 MHz Noes:. Absolue Maximum Raings are hose values beyond which he safey of he device canno be guaraneed. They are no mean o imply ha he devices should be operaed a hese limis. The able of Elecrical Characerisics specifies condiions of device operaion. 2. Curren ino device pins is defined as posiive. Curren ou of device pins is defined as negaive. All volages are referenced o ground unless oherwise specified. 3. All ypicals are given for: = 3.3V, T A = 25 C. 4. Generaor waveform for all ess unless oherwise specified: f = MHz, Z O = 50Ω, R and F (0% o 00%) 3ns for R IN. 5. The VCMR range is reduced for larger VID. Example : if VID = 400mV, he VCMR is 0.2V o 2.2V. The failsafe condiion wih inpus shored is valid over a commonmode range of 0V o 2.3V. A VID up p 0V may be applied o he R IN / R IN inpus wih he CommonMode volage se o /2. Propagaion delay and Differenial Pulse skew decrease when VID is increased from 200mV o 400mV. Skew specificaions apply for 200mV VID 00mV over he common mode range. 6. skd is he magniude difference in differenial propagaion delay ime beween he posiive going edge and he negaive going edge of he same channel. 7. SKD2, ChanneloChannel Skew, is defined as he difference beween he propagaion delay of one channel and ha of he ohers on he same chip wih any even on he inpus.. SKD3, ParoPar Skew, is he differenial ChanneloChannel skew of any even beween devices. This specificaion applies o devices a he same,and wihin 5ºC of each oher wihin he operaing emperaure range. 9. SKD4, ParoPar Skew, is he differenial ChanneloChannel skew of any even beween devices. This specificaion applies o devices over recommended operaing emperaure and volage ranges, and across process disribuion. skd4 is defined as IMax Mini differenial propagaion delay. 0. Oupu shor circui curren (I OS ) is specified as magniude only, minus sign indicaes direcion only. Only one oupu should be shored a a ime, do no exceed maximum juncion emperaure specificaion.. C L includes probe and jig capaciance. 2. is always higher han R IN and R IN volage. R IN and R IN are allowed o have a volage range 0.2V o VID/2. However, o be complian wih AC specificaions, he common volage range 0.V o 2.3V. 3. fmax generaor inpu condiions: R = F < ns, (0% o 00%), 50% duy cycle, differenial (.05V o.35v peak o peak). Oupu Crieria: duy cycle = 60%/40%, V OL (max 0.4V), V OH (min 2.7V), Load = 0pF (sray plus probes). 4 PS423D //0

3V LVDS HighSpeed Differenial Line Receivers Parameer Measuremen Informaion R IN Generaor R IN R ROUT C L 50 50 Receiver ENABLED Figure. Receiver Propagaion Delay and Transiion Time Tes Circui R IN.3V R IN 0V (Differenial) V ID = 200mV.2V.V PLHD PHLD.5V 0% 0%.5V 20% 20% V OL TLH THL Figure 2. Receiver Propagaion Delay and Transiion Time Waveforms C L includes load and es jig capaciance. S = VCC for T PZL, and T PLZ measuremens S = for PZH and PHZ measuremens S R L Generaor 50 EN R IN R IN DEVICE UNDER TEST C L EN* /4 PI90LV032 Figure 3. Receiver ThreeSTATE Delay Tes Circui 5 PS423D //0

3V LVDS HighSpeed Differenial Line Receivers EN When EN* =.5V.5V 3V 0V EN* When EN = Oupu When V ID = 00mV Oupu When V ID = 00mV.5V.5V PLZ PHZ 0.5V 0.5V PZL PZH 50% 50% 3V 0V V OL V OH Figure 4. Receiver ThreeSTATE Delay Waveforms Enable Daa Inpu Balanced Sysem RT 00 /4PI90LV032A Daa Oupu ANY LVDS DRIVER Figure 5. PoinoPoin Applicaion 6 PS423D //0

3V LVDS HighSpeed Differenial Line Receivers Packaging Mechanical: 6Pin SOIC (50 Mil) W 6.49.57 3.7 3.99.0099.096 0.50 x 45.055.0260 0.393 0.660 REF.36.393 9.0 0.00.053.06 0 0.4.27.35.75.224.2440 SEATING PLANE 5.0 6.20.06.050.0075.009 0.9.050 BSC.27.03.020 0.330 0.50.0040.009 0.0 X.XX X.XX DENOTES DIMENSIONS IN MILLIMETERS Packaging Mechanical: Pin SOIC (50 Mil) W.49.57 3.7 3.99.0099.096 0.50 x 45.06.026 0.406 0.660 REF.9.96 4.0 5.00.053.06.35.75 SEATING PLANE 0 0.40.27.224.2440 5.0 6.20.06.050.0075.009 0.9.050 BSC.27.03.020 0.330 0.50.0040.009 0.0 X.XX X.XX DENOTES DIMENSIONS IN MILLIMETERS 7 PS423D //0

3V LVDS HighSpeed Differenial Line Receivers Packaging Mechanical: 6Pin TSSOP (4.4mm wide) L DOCUMENT CONTROL NO. PD 30 6 REVISION: E DATE: 03/09/05.69.77 4.3 4.5.93.20 4.9 5..047 max..20 SEATING PLANE 0.45 0.75.252 BSC 6.4.0.030.004.00 0.09 0.20.0256 BSC.007.02 0.65 0.9 0.30.002.006 0.05 0.5 Noe:. Package Ouline Exclusive of Mold Flash and Meal Burr 2. Conrolling dimenions in millimeers 3. Ref: JEDEC MO53F/AB Pericom Semiconducor Corporaion 3545 N. s Sree, San Jose, CA 9534 004352335 www.pericom.com DESCRIPTION: 6Pin, 73Mil Wide, TSSOP PACKAGE CODE: L PS423D //0

3V LVDS HighSpeed Differenial Line Receivers Packaging Mechanical: Pin Mini Small Ouline (MSOP) U Ordering Informaion Ordering Code Package Code Package Descripion PI90LV032AWE W Pbfree & Green, 6pin SOIC PI90LV032ALE L Pbfree & Green, 6pin TSSOP PI90LV02AWE W Pbfree & Green, pin SOIC PI90LV02AUE U Pbfree & Green, pin MSOP PI90LV0AWE W Pbfree & Green, pin SOIC PI90LV0AUE U Pbfree & Green, pin MSOP Noes:. Thermal characerisics can be found on he company web sie a www.pericom.com/packaging/ Pericom Semiconducor Corporaion 004352336 www.pericom.com 9 PS423D //0