Design Considerations for 5G mm-wave Receivers. Stefan Andersson, Lars Sundström, and Sven Mattisson

Similar documents
Technology Trend of Ultra-High Data Rate Wireless CMOS Transceivers

SiNANO-NEREID Workshop:

mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion

Session 3. CMOS RF IC Design Principles

5G Applications trends and technology needs. Sven Mattisson Ericsson Research, Lund

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

mmw to THz ultra high data rate radio access technologies

2011/12 Cellular IC design RF, Analog, Mixed-Mode

FD-SOI FOR RF IC DESIGN. SITRI LETI Workshop Mercier Eric 08 september 2016

22. VLSI in Communications

60 GHZ FRONT-END COMPONENTS FOR BROADBAND WIRELESS COMMUNICATION IN 130 NM CMOS TECHNOLOGY

5G System Concept Seminar. RF towards 5G. Researchers: Tommi Tuovinen, Nuutti Tervo & Aarno Pärssinen

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

SiGe PLL design at 28 GHz

Optimizing RF Front Ends for Low Power

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

School of Electronics, Devi Ahilya University, Indore, Madhya Pradesh, India 3. Acropolis Technical Campus, Indore, Madhya Pradesh, India

RF/IF Terminology and Specs

A COMPACT, AGILE, LOW-PHASE-NOISE FREQUENCY SOURCE WITH AM, FM AND PULSE MODULATION CAPABILITIES

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS

A GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension

Enhancement of VCO linearity and phase noise by implementing frequency locked loop

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

Motivation. Approach. Requirements. Optimal Transmission Frequency for Ultra-Low Power Short-Range Medical Telemetry

Dual-Frequency GNSS Front-End ASIC Design

LOW COST PHASED ARRAY ANTENNA TRANSCEIVER FOR WPAN APPLICATIONS

Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving

Receiver Architecture

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

77 GHz VCO for Car Radar Systems T625_VCO2_W Preliminary Data Sheet

Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review

FA 8.1: A 115mW CMOS GPS Receiver

NEW WIRELESS applications are emerging where

Wireless Energy for Battery-less Sensors

Foundries, MMICs, systems. Rüdiger Follmann

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

TSEK38 Radio Frequency Transceiver Design: Project work B

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

Short Range UWB Radio Systems. Finding the power/area limits of

Radar System Design Considerations -- System Modeling Findings (MOS-AK Conference Hangzhou 2017)

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

5G mmwave Radio design for Mobile. Kamal Sahota Vice President Engineering Qualcomm Inc.

Overview: Trends and Implementation Challenges for Multi-Band/Wideband Communication

26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY

Power Reduction in RF

DS H01 DIGITAL SYNTHESIZER MODULE SYSTEM SOLUTIONS. Features Applications 174 x 131 x 54 mm. Technical Description

ELEN 701 RF & Microwave Systems Engineering. Lecture 4 October 11, 2006 Dr. Michael Thorburn Santa Clara University

Project: IEEE P Working Group for Wireless Personal Area Networks N

Co-existence. DECT/CAT-iq vs. other wireless technologies from a HW perspective

Design and Implementation of Power Efficient RF-Frontends for Short Range Radio Systems

Radio over Fiber technology for 5G Cloud Radio Access Network Fronthaul

Advanced Self-Interference Cancellation and Multiantenna Techniques for Full-Duplex Radios

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Bridging the Gap between System & Circuit Designers

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

High Data Rate 60 GHz CMOS Transceiver Design

Instantaneous Loop. Ideal Phase Locked Loop. Gain ICs

A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY

Fractional Delay Filter Based Wideband Self- Interference Cancellation

Frequency Domain UWB Multi-carrier Receiver

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

Technical challenges for high-frequency wireless communication

2008/09 Advances in the mixed signal IC design group

9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements

MP 4.2 A DECT Transceiver Chip Set Using SiGe Technology

Challenges in Designing CMOS Wireless System-on-a-chip

L homme connecté URSI 26 Mars 2014

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities

FEATURES DESCRIPTION BENEFITS APPLICATIONS. Preliminary PT4501 Sub-1 GHz Wideband FSK Transceiver

Low Power RF Transceivers

CMOS 5GHz WLAN ac RFeIC WITH PA, LNA AND SPDT

ECEN620: Network Theory Broadband Circuit Design Fall 2014

System-Level Time-Domain Behavioral Modeling for A Mobile WiMax Transceiver

INF 5490 RF MEMS. LN10: Micromechanical filters. Spring 2011, Oddvar Søråsen Jan Erik Ramstad Department of Informatics, UoO

Beamforming measurements. Markus Loerner, Market Segment Manager RF & microwave component test

Today s mobile devices

433MHz front-end with the SA601 or SA620

Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System

Heterodyne Sensing CMOS Array with High Density and Large Scale: A 240-GHz, 32-Unit Receiver Using a De-Centralized Architecture

Introduction to CMOS RF Integrated Circuits Design

1 of 7 12/20/ :04 PM

A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection

PAR4CR: THE DEVELOPMENT OF A NEW SDR-BASED PLATFORM TOWARDS COGNITIVE RADIO

COSMOS Millimeter Wave June Contact: Shivendra Panwar, Sundeep Rangan, NYU Harish Krishnaswamy, Columbia

Analog and RF circuit techniques in nanometer CMOS

Fully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz

CMOS 5GHz WLAN ac RFeIC WITH PA, LNA AND SPDT

Increasing Automotive Safety with 77/79 GHz Radar Solutions for ADAS Applications

Full Duplex Radios. Sachin Katti Kumu Networks & Stanford University 4/17/2014 1

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

RF MEMS for Low-Power Communications

Gain Slope issues in Microwave modules?

Low-Noise Amplifiers

ALTHOUGH zero-if and low-if architectures have been

1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends

Measuring Non-linear Amplifiers

Transcription:

Design Considerations for 5G mm-wave Receivers Stefan Andersson, Lars Sundström, and Sven Mattisson

Outline Introduction to 5G @ mm-waves mm-wave on-chip frequency generation mm-wave analog front-end design Noise Carrier frequency aspects Conclusions Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 2

Introduction Beam-formed transmission To enable the capacity, data rate, and coverage needed in the 5G era Why mm-wave? Large amounts of spectrum high capacity Very wide bandwidth per carrier very high data rates Beamforming with large number of antennas possible and needed due to propagation conditions Design considerations for mm-wave receivers? Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 3

Phase Noise (PN) Impact RX PN: 16QAM 1024QAM Symbol errors Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 4

PN Challenges at mm-wave Large PLL divider ratio, N, and possibly larger loop BW make XO phase noise more critical Example: using 26MHz XO @ 3 GHz: N = f 0 /f XO = 3GHz/26MHz = 41.2dB @ 30 GHz: N=f 0 /f XO = 30GHz/26MHz = 61.2dB 20dB higher XO phase noise amplification near carrier! Solution: use large f XO Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 5

Challenges at mm-wave VCO PN increases at least 6dB when f 0 doubles, (Leeson s model) Inherently 20dB worse PN when shifting from 3GHz to 30GHz oscillation frequency What makes it even worse: Q-factor of the resonator decreases when frequency increases Signal strength in the circuit decreases when frequency increases PLL performance degrades with the increased frequency Large BW (~GHz) makes the level of PN floor critical at mmw Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 6

30GHz PN Model Model is based on a prototype RX designed in 28nm FD- SOI. PoC#1 in Flex5GWare The PLL is designed for a distributed LO architecture. One PLL per transceiver/antenna Many PLLs requires low power consumption per PLL (~20mW in this case) Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 7

30GHz PN Model Model based on measurements The offset-frequency range of the measurement is 100Hz to 400MHz. Model parameters have been set such that the noise levels out at approximately -140dBc/Hz Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 8

Analog Front-End Design Dynamic range (DR) in RX limited by Front-end insertion loss LNA and ADC Typically DR LNA >>DR ADC why automatic gain control is commonly used to map the wanted signal and interference to the DR ADC Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 9

Receiver Noise Figure A simplified RX model can be derived by lumping the frontend (FE), analog/rf receiver and ADC into three cascaded blocks Noise factor (F) and noise figure (NF): Cascaded NF (Friis formula) Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 10

Simplified LNA Noise Model F 0 is the minimum low-frequency F due to additional resistive losses (R ext ) High-frequency parasitics can be accounted for by lowering f t from its intrinsic value ESD may also contribute with another 0.7dB Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 11

LNA NF Trends Recently published LNAs By inserting F 0 =1.12 (NF=0.5dB) F t =168GHz into the F min (f c ) equation we get the depicted trend curve that matches the best reported noise figures Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 12

LNAs 5 and 10 Years Out ITRS target data suggests 10x higher f t in 15 years Applying this slope we can estimate f t values 5 and 10 years from now to predict future F min (f c ) trends We can expect significant improvements in 10 years at mm-waves but very little at low GHz Higher f t will lead to lower break-down voltage... Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 13

Routing and T/R Switch Losses Layout complexity of advanced antenna system transceivers, with several on-chip RX and TX chains, incurs additional routing losses compared to traditional designs CPW loss below some 130GHz is dominated by conductor losses and f c. By assuming a 1dB/mm loss at 95GHz we can scale it to other frequencies (assuming the same metal layer thickness) When routing on a module substrate (outside the ASIC), we can expect ten times lower loss Since the FE switch consist of transistors we may apply a frequency dependence similar to the LNA, i.e. IL SW = F sw = 1 + f c /f 0, where we have used the data point IL sw =1.4dB at 50GHz Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 14

Filter Losses Filters can be implemented in several ways but due to size constraints low-order compact filters will be required Filters and wiring are dominated by conductor losses, so here we may use a f c dependence (due to the skin effect) With an IC-like technology we can assume IL filter = 2dB at 70GHz Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 15

Total Noise Figure For the wiring we may (optimistically) assume 1mm routing on chip and 20mm on module with a loss with f c carrier dependence With the above assumptions we get the following total noise figure table: Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 16

Compression Point, Gain, and Dynamic Range When comparing two designs, e.g. at 2GHz and 28GHz, the 28GHz IL will be significantly higher Maintaining the same noise factor (Fi) for the two carrier frequencies, one needs to compensate the higher 28GHz FE loss by improving the RX noise factor This can be accomplished by: Using a better LNA Relaxing the input compression point, i.e. increasing gain Increasing the DR ADC, which comes at a power consumption penalty (4x per extra bit) Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 17

Carrier Frequency Aspects Designing a receiver at 28GHz with a 1GHz signal BW leaves much less design margin than what would be the case for a 2GHz carrier with 50MHz signal BW as the IC technology speed is similar in both cases Increasing f c from 2GHz to 28GHz (>10) corresponds to designing a 2GHz RX in about 15 years old low-voltage technology, i.e. todays breakdown voltage but 15 years old f t Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 18

Conclusions Beamforming will require a substantial increase in radio chains Power, area, and volume UEs and BSs will require same high integration level LO signal generation with low phase noise is much more challenging at mm-wave Moving to mm-wave frequency RX performance will change: Expected NF increase from 5.1dB@2GHz to 9.1dB@30GHz With CMOS technology scaling the NF@30GHz will reduce from 9.1dB to 7.7dB in ten years Increasing f c from 2GHz to 28GHz (>10x) corresponds to designing a 2GHz RX in ~15 years old low-voltage technology Design Considerations for 5G mm-wave Receivers Public Ericsson AB 2017 2017-06-22 Page 19