Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

Similar documents
SPICE Model Validation Report

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Data Rate Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

High Data Rate Characterization Report

High Speed Characterization Report

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)

RF Characterization Report

High Speed Characterization Report

High Speed Characterization Report

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

EE290C - Spring 2004 Advanced Topics in Circuit Design

Limitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

TEL: FAX: Electrical Specifications, (continued) Parameter Conditions Min. Typ. Max Units Output Low Voltage 2 V Output Rise /

High Speed Characterization Report

High Data Rate Characterization Report

Advanced Signal Integrity Measurements of High- Speed Differential Channels

HMC723LP3E HIGH SPEED LOGIC - SMT. 13 Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications.

SUNSTAR 微波光电 TEL: FAX: v HMC672LC3C 13 Gbps, AND / NAND / OR / NOR Gate T

MICTOR. High-Speed Stacking Connector

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

HMC853LC3. High Speed Logic - SMT. 28 Gbps, D-TYPE FLIP-FLOP. Typical Applications. Features. Functional Diagram. General Description

HMC722LP3E HIGH SPEED LOGIC - SMT. 13 Gbps, FAST RISE TIME AND/NAND/OR/NOR GATE, w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications.

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

High Data Rate Characterization Report

HMC744LC3 HIGH SPEED DIGITAL LOGIC - SMT. Typical Applications. Features. General Description. Functional Diagram

Agilent Correlation between TDR oscilloscope and VNA generated time domain waveform

HMC850LC3. High Speed Logic - SMT. Features. Typical Applications. Functional Diagram. General Description

v Gbps, FAST RISE TIME D-TYPE FLIP-FLOP w/ PROGRAMMABLE OUTPUT VOLTAGE & POSITIVE SUPPLY Features

Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

EQCD High Speed Characterization Summary

High Speed Characterization Report

Calibration and De-Embedding Techniques in the Frequency Domain

HMC721LP3E v Gbps, FAST RISE TIME XOR / XNOR GATE w/ PROGRAMMABLE OUTPUT VOLTAGE

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Characterizing Non-Standard Impedance Channels with 50 Ohm Instruments

Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements

HMC728LC3C HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

VHDM & VHDM-L Series. High Speed. Electrical Characterization

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

HMC940LC4B. 13 Gbps, 1:4 FANOUT BUFFER w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications. Features. Functional Diagram. General Description

A Simplified QFN Package Characterization Technique

ASNT_PRBS43A 48Gbps PRBS7/PRBS15 Generator with USB Control Interface

The data rates of today s highspeed

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

Report. Description: High Phone: Samtec Inc. New Albany. IN USA. All Rights Reserved

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

Probe Card Characterization in Time and Frequency Domain

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions

RF Characterization Report

PDN Probes. P2100A/P2101A Data Sheet. 1-Port and 2-Port 50 ohm Passive Probes

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Measuring Hot TDR and Eye Diagrams with an Vector Network Analyzer?

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

Effect of Power Noise on Multi-Gigabit Serial Links

Physical Test Setup for Impulse Noise Testing

Features and Technical Specifications

Engineering the Power Delivery Network

Application Note 5525

FIBRE CHANNEL CONSORTIUM

NBSG86ABAEVB. NBSG86A Evaluation Board User's Manual EVAL BOARD USER S MANUAL.

PRELIMINARY PRELIMINARY

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

DDR4 memory interface: Solving PCB design challenges

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

SURFACE MOUNT HIGH REPEATABILITY, BROADBAND TO-5 RELAYS DPDT

Keysight Technologies Using the Time-Domain Reflectometer. Application Note S-Parameter Series

TEST EQUIPMENT PLUS. Signal Hound USB-SA44B / USB-TG44A. Application Note 1: The Smith Chart. Rev. 0

Utilizing TDR and VNA Data to Develop 4-port Frequency Dependent Models

MODEL AND MODEL PULSE/PATTERN GENERATORS

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Tektronix Inc. DisplayPort Standard. Revision Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software)

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

Aries Kapton CSP socket

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

Electrical Performance Report 85 ohm Reference Impedance

LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

RF Characterization Report

Aries QFP microstrip socket

High Speed Characterization Report MEC8-1XX-02-X-DV-A

Transcription:

Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS Using: Final Inch Test/Eval Kit, Differential Pair - No Grounds Configuration, QTE-DP/QSE-DP, 5mm Stack Height (P/N FIK-QxE-04-01) Samtec, Inc. 2005 All Rights Reserved

TABLE OF CONTENTS Introduction...3 Conclusions...3 Samtec QPairs QTE-DP/QSE-DP Final Inch Test and Evaluation Board...4 HSPICE Simulations of QPairs QxE-DP Final Inch test and Evaluation Board...5 Agilent PLTS...6 Calibration...6 PLTS Eye Pattern Settings...6 Correlation Results Summary...7 HSPICE vs. PLTS (Time Domain)...7 HSPICE vs. PLTS (Frequency Domain)...10 PLTS Risetime Comparison...11 PLTS Frequency Range Comparison...12 PLTS Data Pattern Comparison...13 PLTS Pattern Length Comparison...14 PLTS Time Domain Window Comparison...15 Summary...16 Samtec, Inc. 2005 Page:ii All Rights Reserved

Introduction Eye patterns (EPs) are used in high speed digital systems as a metric of electrical performance and are generated by superimposing multiple data bits on the same diagram. Timing and amplitude margins are two parameters which can be extracted from an eye diagram provided chip thresholds for jitter and amplitude are known. In this report we examine passive interconnect in terms of EPs where the EPs are generated using two different methodologies. The first method uses HSPICE from Synopsys, a commercial non-linear time domain simulation tool. The second method uses frequency domain data measured with an Agilent E864B Network Analyzer. This measured data is transformed into the time domain and viewed as an eye pattern using Agilent Physical Layer Test System (PLTS) version 2.5 software. A Samtec Final Inch QPairs QTE-DP/QSE-DP Test and Evaluation Board, with 5mm stack height connectors, is used as the basis for the HSPICE simulations and the network analyzer measurements Conclusions The correlation was very good between the simulated EPs using HSPICE and the PLTS system. No attempt was made to quantify the comparison of jitter or eye opening; rather, this conclusion is made on the visual comparison of the EPs. Parameter settings within the PLTS software can influence the displayed EP. Ranking of parameter setting on a scale of 1 to 5 where 1 is the most important and 5 is the least important is as follows: Ranking Rise/Fall Time 5 Frequency span of S- parameter input 2 Data Pattern 5 Data Pattern Length 3 Time Domain Window 3 Table 1: PLTS parameter setting influence on EP Samtec, Inc. 2005 Page:3 All Rights Reserved

Samtec QPairs QTE-DP/QSE-DP Final Inch Test and Evaluation Board The Samtec QPairs QTE-DP/QSE-DP Final Inch Test and Evaluation Board set (test board) consists of precision SMA launches, controlled impedance stripline traces, and the QTE-DP/QSE-DP high speed connectors (Figure 1). The test boards allow access to 28 different connector pins and are suitable for single ended or differential pair testing. For this test data, only the J7-J9 pair was used and results are for differential excitation unless noted otherwise. Typically, the test boards are used to empirically measure the performance of a connector or to validate electrical models developed by Samtec. For further information refer to the following Samtec webpage: http://www.samtec.com/signal_integrity/final_inch/test_boards.asp Figure 1: Final Inch QPairs Test and Evaluation Board kit (top), QTE-DP/QSE-DP test boards (bottom) Samtec, Inc. 2005 Page:4 All Rights Reserved

HSPICE Simulations of QPairs QxE-DP Final Inch test and Evaluation Board Samtec and Teraspeed have collaborated to develop electrical models for the connector and test board. The test board model includes the SMA launch, the lossy PCB stripline traces and the connector breakout region. The connector breakout region includes the vias necessary to connect the surface pads to the stripline traces. Figure 2 shows the general setup for the HSPICE simulations. Figure 2: Setup for HSPICE Simulations For the HSPICE simulations, a +/- 500 mv stimulus was used with a pseudo random bit stream (PRBS). Coupled noise influences the eye patterns and was included in these HSPICE simulations. Noise from the two adjacent differential pairs with the highest crosstalk was included in the model. Worst case pair-pair crosstalk for the QPairs QSE-DP/QTE-DP high speed connectors in a 5mm stack height was measured to be 1.1%. All differential lines were terminated with 100 ohms differentially. Further details regarding the HSPICE simulations can be found at the following Samtec webpage: http://www.samtec.com/signal_integrity/final_inch/files/qxe_final_inch_case4_channel _properties_version_2.pdf Further details regarding the connector testing for crosstalk and impedance can be found at the following Samtec webpage: http://www.samtec.com/signal_integrity/final_inch/files/qpairs_case4_report_version_2. pdf Samtec, Inc. 2005 Page:5 All Rights Reserved

Agilent PLTS The Agilent PLTS is broadly classified as a 4 Port Vector Network Analyzer (VNA). It has become popular in characterizing passive interconnect structures for high speed digital applications. Connectors, coupled stripline traces, and cable assemblies can be characterized with the PLTS. The bandwidth used for these measurements is from 10 MHz to 50 GHz. Calibration Calibration of the VNA using well defined standards can be complex but is critical to achieve accurate measurements. For the data presented in this report a short, open, load, thru (SOLT) calibration was performed prior to performing any measurements. Three different calibrations were performed: A. 10 MHz to 10 GHz with a step frequency of 10 MHz B. 10 MHz to 20 GHz with a step frequency of 10 MHz C. 10 MHz to 50 GHz with a step frequency of 10 MHz Precision 2.4mm cables and a 2.4mm-3.5mm adapter connect the VNA to the test boards. For calibrations a. and b., the reference plane is at the SMA connector interface on the test board. For calibration c., the reference plane is at the 2.4mm adapter interface. For calibration (C), the 2.4mm-3.5mm adapter is included in the measurement. PLTS Eye Pattern Settings The PLTS software has several adjustable parameters that influence the displayed EP. The data rate, rise/fall time, pattern length, data sequence and time domain window are all adjustable. The data rate was set to 1, 2.5, 5, 10, or 12.5 Gbps. The rise/fall time was set to 35 ps to correlate with the HSPICE simulations. The pattern length was set to 2 7-1 and the pattern was PRBS, so that the PLTS generated EP would match to the HSPICE simulations. A final setting in the PLTS software is the time domain window. This parameter controls the side lobes of the input stimulus (ringing) and was set to nominal for comparison to the HSPICE simulations. Samtec, Inc. 2005 Page:6 All Rights Reserved

Correlation Results Summary EPs generated from HSPICE are compared to EPs generated using the PLTS. One issue is that there are numerous parameter settings within PLTS which can affect the generated EP. The approach taken is to establish a baseline PLTS setting which corresponds as much as possible to the HSPICE simulations. For example, the HSPICE simulations used a PRBS data pattern, but the pattern length is not really known. We assume the pattern length is 2 7-1 and establish this as the baseline. We then compare the baseline PLTS EP and vary one PLTS parameter at a time. We only looked at 1 Gbps, 5 Gbps, and 12.5 Gbps to keep the report size manageable. Variable Baseline Comparison 1 Rise Time Comparison 2 Frequency range Comparison 3 Data Pattern Comparison 4 Pattern Length Comparison 5 TD window Report section 6.1 6.3 6.4 6.5 6.6 6.7 Risetime 35 ps 0 ps 35 ps 35 ps 35 ps 35 ps 35ps 100ps Frequency range 10MHz-20 GHz 10MHz-20 GHz 10MHz-10 GHz 10MHz-20 GHz 10MHz-20 GHz 10MHz-20 GHz 10 MHz- 20 GHz 10 MHz-50 GHz Data sequence PRBS PRBS PRBS PRBS PRBS PRBS K28-5 ABS Pattern length 2^7-1 2^7-2 2^7-1 2^7-1 2^7-1 2^11-1 2^15-1 TD window nominal nominal nominal flat nominal fast Table 2: EP Comparison Matrix HSPICE vs. PLTS (Time Domain) The comparisons in this section are qualitative, not quantitative. For the HSPICE plots, the excitation voltage is 1 Vpp. This means the EP rail-rail voltage is 1 Vpp. For the PLTS plots, the excitation voltage is 400mVpp. If we were to plot these two eye patterns on the same graph, the vertical scales would not line up. To allow comparison, the graphs are re-sized in both the vertical and horizontal direction so that they appear similar in this document. In this way, differences can be more readily observed. The horizontal time scale for both the PLTS graphs and the HSPICE plots are two unit interval (UI) wide. Samtec, Inc. 2005 Page:7 All Rights Reserved

Figure 3: PLTS EP (left) and HSPICE EP (Right) at 1Gbps Figure 4: PLTS EP (left) and HSPICE EP (Right) at 2.5Gbps Figure 5: PLTS EP (left) and HSPICE EP (Right) at 5Gbps Samtec, Inc. 2005 Page:8 All Rights Reserved

Figure 6: PLTS EP (left) and HSPICE EP (Right) at 10Gbps Figure 7: PLTS EP (left) and HSPICE EP (Right) at 12.5Gbps Samtec, Inc. 2005 Page:9 All Rights Reserved

HSPICE vs. PLTS (Frequency Domain) A comparison of differential insertion loss (IL) is useful to gain additional insight in model correlation. Figure 6.2.1 shows a measured and simulated insertion loss graph. They are presented side by side for ease of visual comparison. Both scales are identical and the images are scaled for comparison. The curves track very closely up through 5 GHz. Above 5 GHz, the simulated data shows more IL. The Nyquist frequency for binary 12.5 Gbps data is 6.25 GHz, so we would expect good eye pattern correlation as the IL curves are very similar up through 6.25 GHz. Figure 8: Measured Diff. IL from PLTS (left) and Simulated IL using HSPICE (right) Samtec, Inc. 2005 Page:10 All Rights Reserved

PLTS Risetime Comparison The PLTS software allows the user to specify data pattern in the Digital Pattern for Eye Generation dialog box. Figure 9: PLTS EP, 0 ps (left), 35 ps (middle) 100pS (right) at 1Gbps Figure 10: PLTS EP, 0 ps (left), 35 ps (middle) 100pS (right) at 5Gbps Risetime must be < 80 ps Risetime must be < 32 ps Figure 11: PLTS EP, 0 ps (left), 32 ps (middle) 100pS (right) at 12.5Gbps Samtec, Inc. 2005 Page:11 All Rights Reserved

PLTS Frequency Range Comparison S-Parameters for the Qpairs QTE-DP/QSE-DP Final Inch Test and Evaluation Boards were measured over several frequency ranges to determine what impact, if any, this has on the computed EP. Note that for the 50 GHz data, a 2.4-3.5mm adapter is included in the measured data as described in section 4.1. This adapter is calibrated out for the 10 GHz and 20 GHz data sets. Figure 12: PLTS EP, 10GHz (left), 20 GHz (middle), 50GHz (right) at 1Gbps Figure 13: PLTS EP, 10GHz (left), 20 GHz (middle), 50GHz (right) at 5Gbps Figure 14: PLTS EP, 10GHz (left), 20 GHz (middle), 50GHz (right) at 12.5Gbps Samtec, Inc. 2005 Page:12 All Rights Reserved

PLTS Data Pattern Comparison The PLTS software allows the user to specify data pattern in the Digital Pattern for Eye Generation dialog box. Figure 15: PLTS EP, PRBS (left), K28.5 (middle), ABS (right) at 1Gbps Figure 16: PLTS EP, PRBS (left), K28.5 (middle), ABS (right) at 5Gbps Figure 17: PLTS EP, PRBS (left), K28.5 (middle), ABS (right) at 12.5Gbps Samtec, Inc. 2005 Page:13 All Rights Reserved

PLTS Pattern Length Comparison The PLTS software allows the user to specify pattern length in the Digital Pattern for Eye Generation dialog box. Note that the longer the pattern length, the longer the EP computation time. For the 2 15-1 pattern, the simulation time was 18 minutes on a 1.4 GHz Pentium 4 PC. Figure 18: PLTS EP, 2 7-1(left), 2 11-1 (middle), 2 15-1 (right) at 1Gbps Figure 19: PLTS EP, 2 7-1(left), 2 11-1 (middle), 2 15-1 (right) at 5Gbps Figure 20: PLTS EP, 2 7-1(left), 2 11-1 (middle), 2 15-1 (right) at 12.5Gbps Samtec, Inc. 2005 Page:14 All Rights Reserved

PLTS Time Domain Window Comparison Under the Tools menu, there is a selection for Time Domain Window in the PLTS software. The bandwidth of the measured frequency domain data is finite; therefore, the computed impulse and step response will have ripple. The PLTS software allows the user to specify a windowing filter applied to the time domain data which can reduce the ripple at the expense of decreased risetime. The Agilent documentation shows examples of how this parameter affects the EP. Figure 21: PLTS EP, flat (left) nominal (middle), fast (right) at 1Gbps Figure 22: PLTS EP, flat (left) nominal (middle), fast (right) at 5Gbps Figure 23: PLTS EP, flat (left) nominal (middle), fast (right) at 12.5Gbps Samtec, Inc. 2005 Page:15 All Rights Reserved

Summary The results documented in this report show a strong correlation between the HSPICE simulations of EPs and computed EPs based on measured S-parameters. PLTS settings can affect the computed EPs where the frequency span of the measured S- parameters had the greatest influence. More information on the Final Inch QPairs QTE-DP/QSE-DP Test and Evaluation Board can be found at the following Samtec webpage: http://www.samtec.com/signal_integrity/final_inch/qxe_series.asp Additional measurement and model validation data on the QTE/QSE connector system is available at the following Samtec webpage: http://www.samtec.com/signal_integrity/final_inch/empirical_data.asp. Questions regarding Samtec models or additional information on signal integrity services available through Samtec can be obtained by contacting sig@samtec.com. Samtec, Inc. 2005 Page:16 All Rights Reserved