A TEMPERATURE COMPENSATED CMOS RING OSCILLATOR FOR WIRELESS SENSING APPLICATIONS

Size: px
Start display at page:

Download "A TEMPERATURE COMPENSATED CMOS RING OSCILLATOR FOR WIRELESS SENSING APPLICATIONS"

Transcription

1 Journal of Electrical and Electronics Engineering (JEEE)) ISSN Vol.2, Issue 1 Sep TJPRC Pvt. Ltd., A TEMPERATURE COMPENSATED CMOS RING OSCILLATOR FOR WIRELESS SENSING APPLICATIONS JAMEL NEBHEN 1,2, STÉPHANE MEILLÈRE 1, MOHAMED MASMOUDI 2, JEAN-LUC SEGUIN 1, HERVÉ BARTHELEMY 3, KHALIFA AGUIR 1 1 Aix-Marseille Université, IM2NP-CNRS-UMR 7334 Avenue Escadrille Normandie Niemen - Case 152, Marseille Cedex 20, France 2 EMC Research Group-National Engineering, school of Sfax, Electrical Engineering Department, Route de Soukra Km 2.5, BP , Sfax, Tunisia 3 Université du Sud-Toulon Var, IM2NP-CNRS-UMR 7334 Avenue de l'université - BP La Garde Cedex - France ABSTRACT This paper presents a CMOS voltage controlled ring oscillator (VCO) with temperature compensation circuit suitable for low-cost and low-power wireless sensing applications. To operate at low frequency, a control voltage generated by a CMOS bandgap reference (BGR) is described and the measurement results of the fabricated chips are presented. The output voltage of the reference is set by resistive subdivision. In order to achieve small area and low power consumption, n-well resistors are used. This design features a reference voltage of 1V. The chip is fabricated in AMS 0.35 µm CMOS process with an area of 0.032mm 2. Operating at 1.25V, the output frequency is within 200±l0kHz over the temperature range of -25 C to 80 C with power consumption of 810µW. KEYWORDS: Voltage-controlled oscillator, CMOS, bandgap, temperature compensation, low-power. INTRODUCTION Recent advances in silicon sensors and circuit technology have enabled various wireless sensing applications. The deployed wireless sensors are highly integrated with limited power sources to reduce cost. Systems relying on batteries or energy scavenging from the environment operate at low frequencies to save power. Nevertheless, most of functions are scheduled with a low duty-cycle to maintain longlifetime operation. Power is then drawn by an oscillator to generate the reference frequency. As a critical part of the system, a low-power oscillator is required. In recent years, LC oscillators [1] have been known with good phase noise performance, but their tuning range is relatively small (around 10-20%) and on-chip spiral inductors occupy a lot of chip area. On the other hand, ring oscillators usually have a wide tuning range, occupy less on chip integration area, which makes them being more widely used than LC oscillators. The well known ring oscillator is shown in Fig.1. High integration capability of ring oscillators has made them an integral part of many digital and analog systems [2]. These building blocks are used as beating heart of applications such as disk drive read

2 2 Jamel Nebhen, Stéphane Meillère, Mohamed Masmoudi, Jean-Luc Seguin, Hervé Barthelemy, Khalifa Aguir channels [3], clock recovery circuits for serial data communications [4]. Stable frequency is imperative in order to minimize interference in adjacent frequency bands, as far as many communications applications are concerned [5]. A popular method for realizing digital-output VCOs in CMOS technology is a subclass of the CMOS relaxation oscillator family, such as the structure of ring oscillator. One of the most important considerations when designing an IC oscillator is its frequency stability with temperature. In addition, the required temperature dependence assumes one of following forms in most application such as proportional to absolute temperature (PTAT) or constant-gm behavior like the transconductance of certain transistors remains constant or temperature independent. On the other hand, the frequency steadiness depends basically on the following; first, the internal current sources variation with temperature, second, the voltage reference drift across the temperature range, third, the device offset voltage and bias current deviations due to temperature changes and forth, the capacitor variation with process, voltage and temperature [6]. Figure 1. Fig Single ended ring VCO This work deals with the design of a MOS temperature compensated voltage controlled ring oscillator for wireless sensing applications. Section II presents the CMOS ring VCO architecture. The circuit design of the BGR is presented in section III. Measurements and discussions are presented in section IV and finally, the conclusion is given in section V. CMOS RING VCO ARCHITECTURE A conventional VCO, as shown in Fig. 2, is realized by N stages of inverters (N is an odd number), with a control mechanism of the current passing through these inverters. Usually we use one PMOS transistor to control the upper side current and an NMOS transistor to control the lower side one. Assume that the gate parasitic capacitances C g of the NMOS and PMOS transistors are equal, the frequency of the oscillator can be found as: f osc 1 = (1) 2Nτ

3 A Temperature Compensated Cmos Ring Oscillator 3 for Wireless Sensing Applications Figure 2. Fig Conventional ring VCO Where τ is the delay for one stage, which could be given by: V C osc g τ = (2) I ctrl Where V osc is the oscillation amplitude and I ctrl is the control current. From the above two equations, we can get: f osc = Ictrl 2NV C (3) osc g It is obvious to see the oscillation frequency can be controlled by varying the control current, if assuming the number of stages N and C g are fixed. The advantage for this configuration is that the oscillation frequency can be tuned for a wide range by changing the value of control current. However, when I ctrl is very small, it is difficult to keep matching between its upper and lower limits. In addition, the small current will make the voltage swing slow and sometimes we will get a non-full swing signal at the output. Figure 3. Fig Delay cell with variable current Fig. 3 shows one stage of the proposed VCO. It consists of one inverter with current controlled by a cascading NMOS transistor M1. By changing only one control voltage, the oscillation frequency can be varied according to equation (3).

4 4 Jamel Nebhen, Stéphane Meillère, Mohamed Masmoudi, Jean-Luc Seguin, Hervé Barthelemy, Khalifa Aguir THE BANDGAP CIRCUIT A conventional bandgap reference is a circuit that subtracts the voltage of a forward-biased diode having a negative temperature coefficient from a voltage proportional to absolute temperature (PTAT). A PTAT can be realized by amplifying the voltage difference of two forward-biased base-emitter junctions. As a consequence, a temperature compensated voltage close to the material bandgap of silicon (~ 1.22 V) results. For low supply voltage operation this voltage is too high to be realized. Some ways to overcome this limitation have been proposed in [7] [8] [9] and [10]. References [7][8] and [10] are based on resistive subdivision of the bandgap voltage and reference [9] is using dynamic-threshold MOS transistors (DTMOST s) resulting in lower apparent bandgap voltage. In [7] the resistive voltage division is made at the output of the BGR whereas in [8] and [10] the additional resistors are connected at the input of the amplifier in the BGR. Theoretically, the latter topologies will lead to larger variation of the reference voltage than the first one since the voltage error present at the input (caused by resistor mismatch) will be amplified to the output, i.e. added to the reference voltage of the BGR. Also, the noise performance will be degraded. In this work, a BGR based on the topology presented in [7] has been designed and optimized for low voltage and low power operation. The circuit topology of the designed BGR is presented in Fig. 4. The operation of the circuit is similar to a conventional CMOS topology except that there is an additional resistor R 3 at the output of the BGR in parallel with components R 2 and B 3. The voltage difference V EB (Eq. 4) between the emitterbase junctions of B 1 and B 2 is obtained using an emitter area ratio of 8 and setting the currents through both components equal. kt j 1 VEB = VEB 1 VEB 2 = ln q j2 (4) Where k is Boltzmann s constant, q is the electron charge, T is the absolute temperature and J 1 and J 2 are the current densities of the forward biased diodes. Figure 4. Circuit topology of the BGR.

5 A Temperature Compensated Cmos Ring Oscillator 5 for Wireless Sensing Applications An opamp (consisting of transistors M 7 M 11 ) sets the emitter currents of B 1 and B 2 equal (M 1 = M 2 ) and then the voltage across R 1 becomes V EB. Therefore, the current flowing through R 1 and M 2 is proportional to absolute temperature (PTAT). This causes the currents through M 1 and M 3 to be also PTAT. The output voltage of the BGR is formed by the opamp, which adds the emitter-base voltage V EB3, which has a negative temperature coefficient, to K V EB, which has a positive temperature coefficient, resulting in a temperature independent output voltage V REF at a reference temperature (Eq. 5). This is the first order temperature compensation technique for the BGR circuit. Where K is [11]: V = V + K V (5) REF EB3 EB kt0 V + ( m + η 1) V q K = kt 0 j 1 ln q j G0 EB0 1 2 In Equation (6) V G0 is the bandgap voltage of silicon extrapolated to 0 o K, m is a temperature constant approximately 2.3, η = 2.2 is a correction term due to temperature dependency of n-well resistors used, T 0 is the reference temperature, and V EB0-1 is the junction voltage of B 1 at reference temperature. In practice, K sets the resistor ratio R 2 /R 1. If a resistor R 3 is added to the output of the BGR, the output voltage of the BGR can be written as follows: V = R V + I R ( ) 3 REF EB3 M 3 2 R2 + R3 Now, the reference voltage can be freely chosen by the resistor ratio to a more suitable level for low voltage operation. In order to achieve low voltage and low power operation, all MOS transistors are designed to operate in weak/moderate inversion. Threshold voltages of the PMOS and NMOS transistors in the process used are 0.65 V and 0.5 V, respectively. Components B 1 B 2 are diode connected vertical PNP transistors, readily available in standard CMOS processes. The numbers below the PNP s are the relative areas of the devices compared with each other. Resistors R 1 R 3 are implemented using n-well resistors since there are no high- ohmic poly-resistors available in this process. Large resistance values are needed in order to realize the desired voltage drops across the resistors with low power consumption. (6) (7)

6 6 Jamel Nebhen, Stéphane Meillère, Mohamed Masmoudi, Jean-Luc Seguin, Hervé Barthelemy, Khalifa Aguir TABLE I. COMPONENT VALUES FOR THE BGR The opamp is a single stage amplifier consisting of a differential pair with a current mirror load. The input stage is realized with NMOS transistors since the input voltage is closer to V DD than ground. The output of the opamp is driving the gates of M 1 M 3 and M 12. The area of transistors M 1 M 3 has been designed fairly large in order to minimize the 1/f-noise of the circuit. The W/L-ratio of M 3 has been designed two times larger than the W/L of M 1 and M 2. This reduces the resistor sizes of R 2 and R 3 by 50 %. This is a compromise made between current consumption and area. A start-up circuit has been added to the design to ensure correct operation of the circuit. The start-up circuit consists of transistors M 5 M 7, which have been designed weak in order to minimize their effect on the reference voltage when the circuit has settled. Capacitor C 1 in the bias line is needed to stabilize the circuit. C 1 also reduces the bandwidth of the opamp resulting in lower noise. The values of the components are presented in Table 1. With these values the simulated output voltage of the bandgap reference is 1V at a temperature of 20 o C with a 1.25-V supply. MEASUREMENT RESULTS The voltage-controlled ring oscillator with bandgap reference circuit is fabricated in AMS µm CMOS technology where the active area is 0.032mm 2. The die photograph is shown in Fig.5. The waveform of the output ring VCO is shown in Fig. 6. Current consumption is 810µA at 25 C. The output frequency is 200kHz. Operating at 1.25, the output frequency of the compensated Ring VCO is compensated between 191kHz and 212kHz over a range of -25 C to 80 C. Measurement results show the output frequencies as a function of temperature is presented in Figures 7. They are compensated between 191kHz and 212kHz and yield a temperature stability less than a range of -4.5% to +6% over a range of - 25 C to 80 C. The reference voltage of the BGR as a function of temperature is presented in Figures 8.

7 A Temperature Compensated Cmos Ring Oscillator 7 for Wireless Sensing Applications Measurement results show the output voltages are compensated between 0.989V and 1.021V and yield a temperature stability less than a range of -1.1% to +2.1% over a range of -25 C to 80 C. Figure 5. Die photo of the compensated Ring VCO with the bandgap fabricated in AMS 0.35µm CMOS process. Finally, we summarize the measurement results of our work and [12] in Table II. In [12], the frequency variation and the frequency variation ratio are a range of 118MHz to 486MHz and ±3.5% across temperature varied from 0 C to 70 C respectively. In our work, the output frequency and the frequency variation ratio are 200kHz and a range of -4.5% to +6% across temperature varied from -25 C to 80 C respectively. Our compensated ring VCO possesses the lowest operation voltage and power consumption. The low power consumption and low cost make it suitable for wireless sensing applications. Figure 6. Waveform of the output compensated ring VCO

8 8 Jamel Nebhen, Stéphane Meillère, Mohamed Masmoudi, Jean-Luc Seguin, Hervé Barthelemy, Khalifa Aguir Figure 7. Temperature variation of the output frequency of the compensated ring VCO Figure 8. Temperature variation of the output voltage of the BGR

9 A Temperature Compensated Cmos Ring Oscillator 9 for Wireless Sensing Applications Table II. Comparison of Measurement And Reference Result of Compensated Ring Vco CONCLUTIONS A design of a CMOS voltage controlled ring oscillator (VCO) with temperature compensation circuit suitable for low-cost and low-power wireless sensing applications is described and the results of fabricated chip are presented. The circuit is fabricated in AMS 0.35µm CMOS technology with 1.25V power supply. Furthermore, this compensated ring VCO circuit occupies an area of 0.032mm 2 and the compensated frequency yields an accuracy less than a range of 191kHz to 212kHz and yield a temperature stability less than a range of -4.5% to +6% over a range of -25 C to 80 C with 810µA of current consumption. In the same way, the reference voltage of the BGR is compensated between 0.989V and 1.021V and yield a temperature stability less than a range of -1.1% to +2.1% over a range of -25 C to 80 C. It can be fully integrated in wireless sensing applications to provide a low-cost and low-power reference frequency without any external reference. ACKNOWLEDGMENT This work was done thanks to financial support of the Franco-Tunisian Integrated Action of the French Ministry of Foreign and European Affairs and the Ministry of Higher Education, Scientific Research and Technology of Tunisia (project grant 09G1126). REFERENCES 1. Graninckx and M Steyaert (1997), A 1.8GHz Low-phase noise CMOS VCO using optimized hollow spiral inductors, IEEE J.Solid-State Circuit, Volume: 32, pp A. Hajimiri, S. Limotyrakis, T.H. Lee (1999), Jitter and Phase Noise in ring oscillator, IEEE J. Solid State Circuit, Volume 34, No 6, pp M. Negahban, R. Behrasi, G. Tsang, H.Abouhossein and G. Bouchaya (1993), A Tow-chip CMOS read channel for hard-disk drive, IEEE ISSCC Dig. Tech. Papers, pp

10 10 Jamel Nebhen, Stéphane Meillère, Mohamed Masmoudi, Jean-Luc Seguin, Hervé Barthelemy, Khalifa Aguir 4. L. Devioto, J. Newton, R. Croughwell, J. Bulzacchelli and F. Benkley (1991), A 52 and 155 MHz clock-recovery PLL, IEEE ISSCC Dig. Tech. Papers, pp W. R. Braun (1980), Short term frequency instability effects in networks of couple oscillators, IEEE Trans. Communications, Vol. Com-28, No J. Lu, Y. Wang, N. Xu and M. Gao (2003), Temperature compensation in bootstrapped current reference source, in Proceeding of the 2003 IEEE Conference on IEEE Electron Devices and Solid State Circuits, pp H. Neuteboom, B. M. J. Kupa and M. Janssens (1997), A DSP-based hearing instrument IC, IEEE Journal of Solid-State Circuits, vol. 32, pp H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi and K. Sakui (1999), A CMOS Bandgap refernce circuit with Sub-1-V operation, IEEE Journal of Solid-State Circuits, vol A. J. Annema (1999), Low power Bandgap references featuring DTMOST s, IEEE Journal of Solid-State Circuits, vol K. N. Leung and P. K. T. Mok (2002), A sub-1-v 15-ppm/ C CMOS Bandgap Voltage Reference Without Requiring Low Threshold Voltage Device, IEEE Journal of Solid-State Circuits, vol D. A. Johns and K. Martin (1997), Analog Integrated Circuit Design, John Wiley & Sons, Inc. 12. Sheng-Lyang Jang, Chih-Ting Hu and Yun-Hsieh Chuang (2005), " A New Current Source Temperature Compensation Circuit for Ring VCO," IEEE International Symposium on Communications (ISCOM2005), Kaoshiung, Taiwan.

REFERENCE circuits are the basic building blocks in many

REFERENCE circuits are the basic building blocks in many IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 8, AUGUST 2006 667 New Curvature-Compensation Technique for CMOS Bandgap Reference With Sub-1-V Operation Ming-Dou Ker, Senior

More information

A Robust Oscillator for Embedded System without External Crystal

A Robust Oscillator for Embedded System without External Crystal Appl. Math. Inf. Sci. 9, No. 1L, 73-80 (2015) 73 Applied Mathematics & Information Sciences An International Journal http://dx.doi.org/10.12785/amis/091l09 A Robust Oscillator for Embedded System without

More information

All MOS Transistors Bandgap Reference Using Chopper Stabilization Technique

All MOS Transistors Bandgap Reference Using Chopper Stabilization Technique All MOS ransistors Bandgap Reference Using Chopper Stabilization echniue H. D. Roh J. Roh DUANQUANZHEN Q. Z. Duan Abstract A 0.6-, 8-μW bandgap reference without BJs is realized in the standard CMOS 0.13μm

More information

New Curvature-Compensation Technique for CMOS Bandgap Reference With Sub-1-V Operation

New Curvature-Compensation Technique for CMOS Bandgap Reference With Sub-1-V Operation Final manuscript of TCAS-II 936 ew Curvature-Compensation Techniue for CMOS Bandgap eference With Sub-- Operation Ming-Dou Ker, Senior Member, IEEE, and Jung-Sheng Chen, Student Member, IEEE Abstract A

More information

Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference. V. Gupta and G.A. Rincón-Mora

Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference. V. Gupta and G.A. Rincón-Mora Low Output Impedance 0.6µm-CMOS Sub-Bandgap Reference V. Gupta and G.A. Rincón-Mora Abstract: A 0.6µm-CMOS sub-bandgap reference circuit whose output voltage is, unlike reported literature, concurrently

More information

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. http:// DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. Shivam Mishra 1, K. Suganthi 2 1 Research Scholar in Mech. Deptt, SRM University,Tamilnadu 2 Asst.

More information

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com

More information

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications 1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications Ashish Raman and R. K. Sarin Abstract The monograph analysis a low power voltage controlled ring oscillator, implement using

More information

Lecture 4: Voltage References

Lecture 4: Voltage References EE6378 Power Management Circuits Lecture 4: oltage References Instructor: t Prof. Hoi Lee Mixed-Signal & Power IC Laboratory Department of Electrical Engineering The University of Texas at Dallas Introduction

More information

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 141 Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators Yuping Toh, Member, IEEE, and John A. McNeill,

More information

Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal

Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal Low Power SOC Sensor Interface Design for High Temperature Applications - Doctor of Philosophy Thesis Proposal Nima Sadeghi nimas@ece.ubc.ca Department of Electrical and Computer Engineering University

More information

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE A CMOS CURRENT CONTROLLED RING OSCILLATOR WI WIDE AND LINEAR TUNING RANGE Abstract Ekachai Leelarasmee 1 1 Electrical Engineering Department, Chulalongkorn University, Bangkok 10330, Thailand Tel./Fax.

More information

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department

More information

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore

More information

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP 10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu

More information

A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR

A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR Yang-Shyung Shyu * and Jiin-Chuan Wu Dept. of Electronics Engineering, National Chiao-Tung University 1001 Ta-Hsueh Road, Hsin-Chu, 300, Taiwan * E-mail:

More information

A RF Low Power 0.18-µm based CMOS Differential Ring Oscillator

A RF Low Power 0.18-µm based CMOS Differential Ring Oscillator , July 4-6, 2012, London, U.K. A RF Low Power 0.18-µm based CMOS Differential Ring Oscillator Ashish Raman 1,Jaya Nidhi Vashishtha 1 and R K sarin 2 Abstract A voltage controlled ring oscillator is implemented

More information

A sub-1 V, 26 μw, low-output-impedance CMOS bandgap reference with a low dropout or source follower mode

A sub-1 V, 26 μw, low-output-impedance CMOS bandgap reference with a low dropout or source follower mode Title A sub-1 V, 26 μw, low-output-impedance CMOS bandgap reference with a low dropout or source follower mode Author(s) Ng, DCW; Kwong, DKK; Wong, N Citation IEEE Transactions on Very Large Scale Integration

More information

Short Channel Bandgap Voltage Reference

Short Channel Bandgap Voltage Reference Short Channel Bandgap Voltage Reference EE-584 Final Report Authors: Thymour Legba Yugu Yang Chris Magruder Steve Dominick Table of Contents Table of Figures... 3 Abstract... 4 Introduction... 5 Theory

More information

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery

More information

PVT Insensitive Reference Current Generation

PVT Insensitive Reference Current Generation Proceedings of the International MultiConference of Engineers Computer Scientists 2014 Vol II,, March 12-14, 2014, Hong Kong PVT Insensitive Reference Current Generation Suhas Vishwasrao Shinde Abstract

More information

DAT175: Topics in Electronic System Design

DAT175: Topics in Electronic System Design DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable

More information

REFERENCE voltage generators are used in DRAM s,

REFERENCE voltage generators are used in DRAM s, 670 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 34, NO. 5, MAY 1999 A CMOS Bandgap Reference Circuit with Sub-1-V Operation Hironori Banba, Hitoshi Shiga, Akira Umezawa, Takeshi Miyaba, Toru Tanzawa, Shigeru

More information

None Operational Amplifier (OPA) Based: Design of Analogous Bandgap Reference Voltage

None Operational Amplifier (OPA) Based: Design of Analogous Bandgap Reference Voltage Article None Operational Amplifier (OPA) Based: Design of Analogous Bandgap Reference Voltage Hao-Ping Chan 1 and Yu-Cherng Hung 2, * 1 Department of Electronic Engineering, National Chin-Yi University

More information

Implementation of a Low drop out regulator using a Sub 1 V Band Gap Voltage Reference circuit in Standard 180nm CMOS process

Implementation of a Low drop out regulator using a Sub 1 V Band Gap Voltage Reference circuit in Standard 180nm CMOS process Implementation of a Low drop out regulator using a Sub 1 V Band Gap Voltage Reference circuit in Standard 180nm CMOS 1 S.Aparna, 2 Dr. G.V. Mahalakshmi 1 PG Scholar, 2 Professor 1,2 Department of Electronics

More information

Advanced Operational Amplifiers

Advanced Operational Amplifiers IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage

More information

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 17.2 A CMOS Differential Noise-Shifting Colpitts VCO Roberto Aparicio, Ali Hajimiri California Institute of Technology, Pasadena, CA Demand for higher

More information

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September

More information

ISSCC 2004 / SESSION 21/ 21.1

ISSCC 2004 / SESSION 21/ 21.1 ISSCC 2004 / SESSION 21/ 21.1 21.1 Circular-Geometry Oscillators R. Aparicio, A. Hajimiri California Institute of Technology, Pasadena, CA Demand for faster data rates in wireline and wireless markets

More information

VCO Design using NAND Gate for Low Power Application

VCO Design using NAND Gate for Low Power Application JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.5, OCTOBER, 216 ISSN(Print) 1598-1657 http://dx.doi.org/1.5573/jsts.216.16.5.65 ISSN(Online) 2233-4866 VCO Design using NAND Gate for Low Power

More information

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged

More information

NEW WIRELESS applications are emerging where

NEW WIRELESS applications are emerging where IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,

More information

Voltage Controlled Ring Oscillator Design with Novel 3 Transistors XNOR/XOR Gates

Voltage Controlled Ring Oscillator Design with Novel 3 Transistors XNOR/XOR Gates Circuits and Systems, 2011, 2, 190-195 doi:10.4236/cs.2011.23027 Published Online July 2011 (http://www.scirp.org/journal/cs) Voltage Controlled Ring Oscillator Design with Novel 3 Transistors XNOR/XOR

More information

DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY

DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY *Yusuf Jameh Bozorg and Mohammad Jafar Taghizadeh Marvast Department of Electrical Engineering, Mehriz Branch,

More information

Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator

Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator Journal of the Korean Physical Society, Vol. 37, No. 6, December 2000, pp. 803 807 Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator Yeon Kug Moon Korea Advanced

More information

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M. Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.

More information

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell 1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature

More information

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators 6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband

More information

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Indian Journal of Engineering & Materials Sciences Vol. 17, February 2010, pp. 34-38 Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Bhanu

More information

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin

More information

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852 IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Design and Performance analysis of Low power CMOS Op-Amp Anand Kumar Singh *1, Anuradha 2, Dr. Vijay Nath 3 *1,2 Department of

More information

Conference Guide IEEE International Symposium on Circuits and Systems. Rio de Janeiro, May 15 18, 2011

Conference Guide IEEE International Symposium on Circuits and Systems. Rio de Janeiro, May 15 18, 2011 2011 IEEE International Symposium on Circuits and Systems Rio de Janeiro, May 15 18, 2011 Conference Guide The Institute of Electrical and Eletronics Engineers IEEE Circuits and System s Society Federal

More information

Design of Rail-to-Rail Op-Amp in 90nm Technology

Design of Rail-to-Rail Op-Amp in 90nm Technology IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Design of Rail-to-Rail Op-Amp in 90nm Technology P R Pournima M.Tech Electronics

More information

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell Devi Singh Baghel 1, R.C. Gurjar 2 M.Tech Student, Department of Electronics and Instrumentation, Shri G.S. Institute of

More information

DESIGN AND SIMULATION OF ALL-CMOS TEMPERATURE-COMPENSATED. A Thesis. Presented to. The Graduate Faculty of The University of Akron

DESIGN AND SIMULATION OF ALL-CMOS TEMPERATURE-COMPENSATED. A Thesis. Presented to. The Graduate Faculty of The University of Akron DESIGN AND SIMULATION OF ALL-CMOS TEMPERATURE-COMPENSATED g m -C BANDPASS FILTERS AND SINUSOIDAL OSCILLATORS A Thesis Presented to The Graduate Faculty of The University of Akron In Partial Fulfillment

More information

Design for MOSIS Education Program

Design for MOSIS Education Program Design for MOSIS Education Program (Research) T46C-AE Project Title Low Voltage Analog Building Block Prepared by: C. Durisety, S. Chen, B. Blalock, S. Islam Institution: Department of Electrical and Computer

More information

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process Krishna B. Makwana Master in VLSI Technology, Dept. of ECE, Vishwakarma Enginnering College, Chandkheda,

More information

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology Gagandeep Singh 1, Mandeep Singh Angurana 2 PG Student, Dept. Of Microelectronics, BMS College of Engineering, Sri

More information

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation JOURNAL OF STELLAR EE315 CIRCUITS 1 A 60-MHz 150-µV Fully-Differential Comparator Erik P. Anderson and Jonathan S. Daniels (Invited Paper) Abstract The overall performance of two-step flash A/D converters

More information

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012 A Performance Comparison of Current Starved VCO and Source Coupled VCO for PLL in 0.18µm CMOS Process Rashmi K Patil, Vrushali G Nasre rashmikpatil@gmail.com, vrushnasre@gmail.com Abstract This paper describes

More information

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 06, 2015 ISSN (online): 2321-0613 A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati

More information

A Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter

A Simple On-Chip Automatic Tuning Circuit for Continuous-Time Filter Int. J. Communications, Network and System Sciences, 010, 3, 66-71 doi:10.436/ijcns.010.31009 Published Online January 010 (http://www.scirp.org/journal/ijcns/). A Simple On-Chip Automatic Tuning Circuit

More information

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1 IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power

More information

Solid State Devices & Circuits. 18. Advanced Techniques

Solid State Devices & Circuits. 18. Advanced Techniques ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular

More information

A Linear CMOS Low Drop-Out Voltage Regulator in a 0.6µm CMOS Technology

A Linear CMOS Low Drop-Out Voltage Regulator in a 0.6µm CMOS Technology International Journal of Electronics and Electrical Engineering Vol. 3, No. 3, June 2015 A Linear CMOS Low DropOut Voltage Regulator in a 0.6µm CMOS Technology Mohammad Maadi Middle East Technical University,

More information

Enhancement of VCO linearity and phase noise by implementing frequency locked loop

Enhancement of VCO linearity and phase noise by implementing frequency locked loop Enhancement of VCO linearity and phase noise by implementing frequency locked loop Abstract This paper investigates the on-chip implementation of a frequency locked loop (FLL) over a VCO that decreases

More information

Ultra Low Power Multistandard G m -C Filter for Biomedical Applications

Ultra Low Power Multistandard G m -C Filter for Biomedical Applications Volume-7, Issue-5, September-October 2017 International Journal of Engineering and Management Research Page Number: 105-109 Ultra Low Power Multistandard G m -C Filter for Biomedical Applications Rangisetti

More information

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications Armindo António Barão da Silva Pontes Abstract This paper presents the design and simulations of

More information

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, 27-30 May 2007. This material is posted here with permission of the IEEE. Such permission of the IEEE

More information

Design of a Temperature-Compensated Crystal Oscillator Using the New Digital Trimming Method

Design of a Temperature-Compensated Crystal Oscillator Using the New Digital Trimming Method Journal of the Korean Physical Society, Vol. 37, No. 6, December 2000, pp. 822 827 Design of a Temperature-Compensated Crystal Oscillator Using the New Digital Trimming Method Minkyu Je, Kyungmi Lee, Joonho

More information

Designing CMOS folded-cascode operational amplifier with flicker noise minimisation

Designing CMOS folded-cascode operational amplifier with flicker noise minimisation Microelectronics Journal 32 (200) 69 73 Short Communication Designing CMOS folded-cascode operational amplifier with flicker noise minimisation P.K. Chan*, L.S. Ng, L. Siek, K.T. Lau Microelectronics Journal

More information

CURRENT references play an important role in analog

CURRENT references play an important role in analog 1424 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 54, NO. 7, JULY 2007 A 1-V CMOS Current Reference With Temperature and Process Compensation Abdelhalim Bendali, Member, IEEE, and

More information

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407 Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,

More information

Sample and Hold (S/H)

Sample and Hold (S/H) Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 8- 郭泰豪, Analog C Design, 07 Sample and Hold (S/H) Sample and Hold (often referred to as Track and hold (T/H)) dentical in both function & circuit implementation

More information

A Low Phase Noise LC VCO for 6GHz

A Low Phase Noise LC VCO for 6GHz A Low Phase Noise LC VCO for 6GHz Mostafa Yargholi 1, Abbas Nasri 2 Department of Electrical Engineering, University of Zanjan, Zanjan, Iran 1 yargholi@znu.ac.ir, 2 abbas.nasri@znu.ac.ir, Abstract: This

More information

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology Wireless Engineering and Technology, 2011, 2, 102106 doi:10.4236/wet.2011.22014 Published Online April 2011 (http://www.scirp.org/journal/wet) 99 Layout Design of LC VCO with Current Mirror Using 0.18

More information

High Voltage Operational Amplifiers in SOI Technology

High Voltage Operational Amplifiers in SOI Technology High Voltage Operational Amplifiers in SOI Technology Kishore Penmetsa, Kenneth V. Noren, Herbert L. Hess and Kevin M. Buck Department of Electrical Engineering, University of Idaho Abstract This paper

More information

Efficient VCO using FinFET

Efficient VCO using FinFET Indian Journal of Science and Technology, Vol 8(S2), 262 270, January 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 DOI:.10.17485/ijst/2015/v8iS2/67807 Efficient VCO using FinFET Siddharth Saxena

More information

ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7

ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

ACCURATE SUPPLY CURRENT TESTING OF MIXED-SIGNAL IC USING AUTO-ZERO VOLTAGE COMPARATOR

ACCURATE SUPPLY CURRENT TESTING OF MIXED-SIGNAL IC USING AUTO-ZERO VOLTAGE COMPARATOR ACCURATE SUPPLY CURRENT TESTING OF MIXED-SIGNAL IC USING AUTO-ZERO VOLTAGE COMPARATOR Vladislav Nagy, Viera Stopjaková, Pavol Malošek, Libor Majer Department of Microelectronics, Slovak University of Technology,

More information

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key

More information

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics

More information

Low Power Wide Frequency Range Current Starved CMOS VCO in 180nm, 130nm and 90nm CMOS Technology

Low Power Wide Frequency Range Current Starved CMOS VCO in 180nm, 130nm and 90nm CMOS Technology International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 7, Issue 4 (May 2013), PP. 80-84 Low Power Wide Frequency Range Current Starved

More information

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8 ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.8 26.8 A 2GHz CMOS Variable-Gain Amplifier with 50dB Linear-in-Magnitude Controlled Gain Range for 10GBase-LX4 Ethernet Chia-Hsin Wu, Chang-Shun Liu,

More information

POWER-MANAGEMENT circuits are becoming more important

POWER-MANAGEMENT circuits are becoming more important 174 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 Dynamic Bias-Current Boosting Technique for Ultralow-Power Low-Dropout Regulator in Biomedical Applications

More information

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL IN CMOS TECHNOLOGY L. Majer, M. Tomáška,V. Stopjaková, V. Nagy, and P. Malošek Department of Microelectronics, Slovak Technical University, Ilkovičova 3, Bratislava,

More information

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology Proc. of Int. Conf. on Recent Trends in Information, Telecommunication and Computing, ITC Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology A. Baishya

More information

EE301 Electronics I , Fall

EE301 Electronics I , Fall EE301 Electronics I 2018-2019, Fall 1. Introduction to Microelectronics (1 Week/3 Hrs.) Introduction, Historical Background, Basic Consepts 2. Rewiev of Semiconductors (1 Week/3 Hrs.) Semiconductor materials

More information

A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique

A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.3, JUNE, 2014 http://dx.doi.org/10.5573/jsts.2014.14.3.331 A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique

More information

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science

More information

A Low-Quiescent Current Low-Dropout Regulator with Wide Input Range

A Low-Quiescent Current Low-Dropout Regulator with Wide Input Range International Journal of Electronics and Electrical Engineering Vol. 3, No. 3, June 2015 A Low-Quiescent Current Low-Dropout Regulator with Wide Input Range Xueshuo Yang Beijing Microelectronics Tech.

More information

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application Author Mohd-Yasin, Faisal, Yap, M., I Reaz, M. Published 2006 Conference Title 5th WSEAS Int. Conference on

More information

Chapter 7 PHASE LOCKED LOOP

Chapter 7 PHASE LOCKED LOOP Chapter 7 PHASE LOCKED LOOP A phase-locked loop (PLL) is a closed -loop feedback system. The phase detector (PD), low-pass filter (LPF) and voltage controlled oscillator (VCO) are the main building blocks

More information

Design of Pipeline Analog to Digital Converter

Design of Pipeline Analog to Digital Converter Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology

More information

A New Approach for Op-amp based VCO Design Using 0.18um CMOS Technology

A New Approach for Op-amp based VCO Design Using 0.18um CMOS Technology International Journal of Industrial Electronics and Control. ISSN 0974-2220 Volume 6, Number 1 (2014), pp. 1-5 International Research Publication House http://www.irphouse.com A New Approach for Op-amp

More information

A 6.0 GHZ ICCO (INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR) WITH LOW PHASE NOISE

A 6.0 GHZ ICCO (INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR) WITH LOW PHASE NOISE International Journal of Electrical Engineering & Technology (IJEET) Volume 7, Issue 5, September October, 2016, pp.01 07, Article ID: IJEET_07_05_001 Available online at http://www.iaeme.com/ijeet/issues.asp?jtype=ijeet&vtype=7&itype=5

More information

A performance comparison of single ended and differential ring oscillator in 0.18 µm CMOS process

A performance comparison of single ended and differential ring oscillator in 0.18 µm CMOS process A performance comparison of single ended and differential ring oscillator in 0.18 µm CMOS process Nadia Gargouri, Dalenda Ben Issa, Abdennaceur Kachouri & Mounir Samet Laboratory of Electronics and Technologies

More information

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Swetha Velicheti, Y. Sandhyarani, P.Praveen kumar, B.Umamaheshrao Assistant Professor, Dept. of ECE, SSCE, Srikakulam, A.P.,

More information

Sub-1V Curvature Compensated Bandgap Reference. Kevin Tom

Sub-1V Curvature Compensated Bandgap Reference. Kevin Tom Sub-1V Curvature Compensated Bandgap Reference Master Thesis Performed in Electronic Devices By Kevin Tom Reg. Nr.: LiTH-ISY-EX-3592-2004 Linköping University, 2004. Sub-1V Curvature Compensated Bandgap

More information

Delay-based clock generator with edge transmission and reset

Delay-based clock generator with edge transmission and reset LETTER IEICE Electronics Express, Vol.11, No.15, 1 8 Delay-based clock generator with edge transmission and reset Hyunsun Mo and Daejeong Kim a) Department of Electronics Engineering, Graduate School,

More information

Low-voltage, High-precision Bandgap Current Reference Circuit

Low-voltage, High-precision Bandgap Current Reference Circuit Low-voltage, High-precision Bandgap Current Reference Circuit Chong Wei Keat, Harikrishnan Ramiah and Jeevan Kanesan Department of Electrical Engineering, Faculty of Engineering, University of Malaya,

More information

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Progress In Electromagnetics Research Letters, Vol. 66, 99 104, 2017 An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Lang Chen 1, * and Ye-Bing Gan 1, 2 Abstract A novel asymmetrical single-pole

More information

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,

More information

A simple 3.8mW, 300MHz, 4-bit flash analog-to-digital converter

A simple 3.8mW, 300MHz, 4-bit flash analog-to-digital converter A simple 3.8mW, 300MHz, 4bit flash analogtodigital converter Laurent de Lamarre a, MarieMinerve Louërat a and Andreas Kaiser b a LIP6 UPMC Paris 6, 2 rue Cuvier, 75005 Paris, France; b IEMNISEN UMR CNRS

More information

Low Power Phase Locked Loop Design with Minimum Jitter

Low Power Phase Locked Loop Design with Minimum Jitter Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant

More information

ALTHOUGH zero-if and low-if architectures have been

ALTHOUGH zero-if and low-if architectures have been IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes

More information

Lecture #3: Voltage Regulator

Lecture #3: Voltage Regulator Lecture #3: Voltage Regulator UNVERSTY OF CALFORNA, SAN DEGO Voltage regulator is a constant voltage source with a high current capacity to drive a low impedance load. A full-wave rectifier followed by

More information

A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator

A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 14, Number 4, 2011, 380 391 A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator Seok KIM 1, Seung-Taek YOO 1,2,

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information