DSP Based Corrections of Analog Components in Digital Receivers
|
|
- Erick Melton
- 5 years ago
- Views:
Transcription
1 fred harris DSP Based Corrections of Analog Components in Digital Receivers IEEE Communications, Signal Processing, and Vehicular Technology Chapters Coastal Los Angeles Section 24-April 2008
2 It s all done with Computer Chips
3 We each own a BillionTransistors We have an amazing wealth of resources at our disposal! Just How big is a Billion? A stack of a billion dollar notes would be 76.2 kilometers High. A billion seconds ago was 32.5 years ago.
4 We each own a Billion Transistors For Comparison, the Eiffel Tower Contains 18,084 Parts It is Fastened together by 2.5 Million Rivets
5 We each own a Billion Transistors The world manufactures more transistors than it grows grains of rice.
6 How big is a billion grains of rice? 8mm x 2mm x 2mm (Long Grain) 1-billion grains of rice 8 Meters x 2 Meters x 2 Meters Or 32 Cubic Meters Or a cube 3.2 Meters on a side It weighs 24,000 kgr (26.6 tons) Market price, $1,000/ton; $26,600 CLS-350 Mercedes Benz weighs 2,200 kgr (gross wt)
7 Digital Translator Sampling Clock Analog IF Variable BW Filter 1-to-8 Filter ADC DAC 2 DC I-Q 2 4-to-1 Line 2 Cancel Balance Filter Cancel Equalizer Analog Synthesizer DDS DDS DC Cancel I-Q Balance Digital Translation Line Cancel Variable BW Filter Equalizer DAC sin(x)/x Compensation (x) sin(x) Comp
8 From Where Did DC Come? Self Mixing in Analog Down Converter ADC Injects DC 2 s Complement Arithmetic Injects DC
9 Self Mixing in Down Converter LNA Parasitic Coupling Frequency Synthesizer Low Pass Filter Low Pass Filter f f f DC Offset: Self Mixing Desired Component: Mixing Spectral Image: I-Q Imbalance
10 DC From A-to-D Converter CLK x q CLK x q X(n) ADC x q (n) X(n) ADC X q (n) x x x q x- x- x x q x Rounding Quantizer Truncating Quantizer
11 Truncating Quantizer Highest Allowable Output Value Not Greater than Measured Value (n+1)q Sampled Signal Values Nq Quantized Sample Values (N-1)q Amplitude Quantization Errors Sampled Signal Values Quantization Errors Quantized Sample Values Sample Time
12 2 s Complement Number Representation (b-2)-bits b-bits Error (b-2)-bits b-bits Error Quantized Number Line -N min Negative numbers: Measure displacement from reference. Reference = -Nmin 0 +N max Positive numbers: Measure displacement from reference. Reference = 0
13 Errors Due to finite Arithmetic x 1 q A q C x q M h h Q x 2 s = x + x +q 1 2 A h Q p = x. h Q +q M Quantize Addition Quantize Coefficient Quantize Multiplication
14 Finite Arithmetic in Radix-2 FFT Algorithm Time Time Freq Freq k 1 + k n n 1 N + N N -Pnt N DFT n 2 N N -Pnt 2 N 2 DFT 2 k 2 -j 2π e N k - + k+ SCL (2, 2 0-1) N 2 N
15 Radix-2 FFT Signal Flow Diagram w 0 w 2 w 0 - w 0 w 1 w 2 w w
16 Algorithm Noise Due to Finite Arithmetic, Coefficient Noise
17 Algorithm Noise due to Finite Arithmetic, Scaling Noise
18 DC Canceller, DC Notch Filter x(z) - f(z) z -1 y(z) α 1-α + H ( Z) Z 1 = Z (1 α)
19 Spectral Response
20 DC Canceller with Embedded Sigma-Delta Converter x(n) y (n) 2 - q_out Q q_loop R1-1 Z - μ -1 Z R2 Suppress Bit Growth with Sigma-Delta Converter in Feedback Path
21 DC Canceller Time Series
22 Spectra Input and Output of Canceller
23 Tunable Notch, Spin the Delay Line x(z) y(z) - f(z) e jφ z -1 α φ 1-α + H ( Z) = Z jφ Z e (1 α) e j φ
24 Spectral Response
25 Tuning With LP-to-BP Transformation x(z) y(z) f(z) - c cz 1 Z c z -1 2α φ 1-α + 1-α + H 2 Z 2cZ + 1 Z) = : c Z 2c(1 α) Z + (1 2α ) ( 2 = cos( φ)
26 Implementing LP-to-BP Transformation x(z) x(z) -1-1 Z Z - - b 1 b 1 x Z y(z) Z -1 Z Y(z) z -1 Y(z) z 1-cZ Z-c y(z) y z z c=cos( θ) - mu
27 Spectral Response
28 Self Tuning: Reference Canceling x(n) y(n) * w(n) Z -1 w(n+1) * μ r(n) x(n) y(n) * w(n) Z -1 w(n+1) * μ e jθn e jθn
29 Filters have Same Transfer Function x(n) y(n) * w(n) Z -1 w(n+1) * μ x(z) e jθn e jθn y(z) - f(z) e jφ z -1 α
30 I-Q Imbalance
31 Ideal I-Q Mixing cos( ω 0 t) cos( ω 0 t) I(t) Shape Match ^ I(t) CHANNEL Q(t) Shape n(t) Match ^ Q(t) -sin( ω 0 t) -sin( ω 0 t)
32 Real Sinusoids, Time and Frequency
33 Complex Sinusoids-I
34 Complex Sinusoids-II
35 Imbalance: New Spectral Terms X={ A cos(2 f t) } i Y={ i A sin(2 f t) } A 2 Real A Real 2 _ A cos(2πf A 0 t) π -f 0 2 -f 0 0 _ A Imag Imag 2 f 0 f f 0 f π 0 A -f 0 A 2 Imag Real Real _ A 2 f 0 f _ A 2 _ A α 2 - A _ (1+ ε) -f 0 Imag Real Real _ A α 2 X=F{ } i Y=F{i (1+ ε) A sin(2πf t+ α) } f 0 _ A 2 f (1+ ε) 0 Imag f 0 f _ A α 2 -f 0 -f X+i Y={ A exp(j 2 f t) } 0 π 0 Imag _ A α 2 X+i Y=F{sum} f 0 _ A ε 2 f
36 Arbitrary Signals, Time and Frequency
37 Complex Baseband & Complex Band-Centered
38 Complex Baseband & Real Band-Centered
39 Complex Down Conversion
40 Gain and Phase Imbalance in I-Q Mixers
41 Balanced Mixers
42 Gain Imbalance
43 Phase Imbalance
44 Gain and Phase Imbalance
45 Filter Imbalance
46 Effect of Gain Imbalance
47 Effect of Phase Imbalance
48 Description and Model of Baseband Down Conversion
49 Effect of I-Q Imbalance on 16-QAM Constellation 2.5 I-Q SAMPLES OF 16-QAM SIGNAL WITH I-Q GAIN AND PHASE MISMATCH
50 Input Signal Conditioning and Correction Analog Signals Digital Signals Analog I/Q Down Convert Analog Low Pass Filters A-to-D Converter DC Cancel Phase Balance Gain Balance Fixed Equalizer Synthesizer
51 DC-Cancel and I-Q Imbalance Correction DC I I I 1+ε α Q Q I Q DC Cancel DC Cancel - ^α α estimate 1-ε ^ ε estimate ^ I ^ Q DC Q
52 I-Q Imbalance Correction Algorithms
53 Gain and Phase Parameter Trajectories 0.5 PHASE PARAMETER 0.4 AMPLITUDE GAIN PARAMETER 1 AMPLITUDE TIME (in SAMPLES)
54 Constellation after Correcting Gain and Phase Imbalance 2.5 CONSTELLATION OF I-Q SAMPLES AFTER PHASE AND GAIN ADAPTION
55 That was the Easy part The Easy part is over Consider a channelizer!
56 Analog Block Conversion
57 Digital Second Conversion
58 Description and Model of Block Down Conversion
59 Constellations of channel +k and -k
60 Crosstalk Between Channels k and k Due to gain and Phase Imbalance
61 Constellation after Gradient Descent Correction of Gain and Phase Imbalance
62 Crosstalk Between Channels k and Empty Channel k
63 Constellation after Gradient Descent Correction of Gain and Phase Imbalance
64 Estimating Correcting Gain Terms
65 The Plot Thickens Analog Block Down Conversion With a Frequency Offset Removed by Digital Down Conversion
66 Analog Block Conversion with Frequency Offset
67 Digital Down Conversion and Removal of Frequency Offset
68 Description of Model and Block Down Conversion With frequency Offset
69 Estimating Correcting Gain Terms with Frequency Offset
70 Constellations with I-Q Imbalance with and without Frequency Offset Constellations, With I-Q Imbalance Constellations, With I-Q Imbalance and Frequency Offset
71 Constellation Trajectories During Adaptive Convergence Constellations, With I-Q Imbalance and Frequency Offset Constellations, Compensated for I-Q Imbalance
72 Processing Task Variable BW Variable Length FIR Filter
73 Narrower Bandwidth Filters Have Narrower Transition Bandwidths Hence Are Longer Filters
74 Spectrum and Group Delay IIR Filter and Equalizer
75 Spectrum and Group Delay 2- BW IIR Filters and Equalizers
76 Pole-Zero Diagrams for IIR Filter and Equalizer
77 Filter Coefficient Variation with Filter Bandwidth H( Z) = Z + bz Z + az 1 + a2
78 Equalizer Coefficient Variation with Filter Bandwidth EZ ( ) = az + az + 1 Z az a
79 Recursive Filter for Variable Bandwidth with Companion All- Pass Equalizer x(n) bw Recursive Filter a(bw) n b(bw) n Recursive Equalizer c(bw) n d(bw) n Coefficient Polynomials y(n)
80 Compare FIR Filter and Equalized IIR Filter
81 Narrower Bandwidth-> Longer Filter, Longer Filter -> More Taps True for Fixed Sample Rate
82 Narrower Bandwidth-> Longer Filter, Longer Filter -> Same Taps at Lower Sample Rate
83 Continuously Variable Bandwidth FIR Filter with Fixed Number of Taps P-to-Q Arbitrary Interpolator Fixed BW Fixed Length FIR Filter Q-to-P Arbitrary Interpolator
84 Spectra at Input and Output of the Three Processing blocks of the Variable Bandwidth Filter
85 Impulse Response of Variable BW FIR Filter
86 Power Amplifier Linearization 1-to-8 Filter Pre-Distort IF Filter PA DAC NL Model LP Filter 2 Gain Correct Table 2 (x) sin(x) Comp DDS Analog Synthesizer IF Filter ADC PA Linearization Peak-to-Average Ratio Control
87 Non Linear Amplifier and Precompensating Gain 3 Nonlinear Transfer Function of Amplifier Output Magnitude dB Compression Point Input Magnitude Compensating Gain of Transfer Function Compensating Gain Input Magnitude
88 Transition Diagram Input and Output of Amplifier and input and output of Precompensator 2 Transition Diagram: Input and Compressed Amplifier 2 Transition Diagram: Input and Precompensated
89 Spectra: Input and Output of Amplifier and Output of Precompensator and Precompensated Amplifier
90 To Clip or Not to Clip; That is the Question! +L CLIP s(t) 1 s(t) 2 L CLIP s 2 s 3 -L CLIP s 1 -L CLIP s 1 L CLIP L CLIP -L CLIP s(t)= 3 s(t)-s(t) 2 1 -L CLIP
91 Band Limited Subtractive Clipping a 1 L S(n) 3 k 2 S(n) 1 k 2 - k 1 k 1 L -L -L C(k ) 1 a 2 a 1 k 1 C(k ) 2 a 2 k 2
92 Band-Limited Clipping s(t) 1 L CLIP CLIP-1 s(t) 2 s(t) 1 s(t) 2 - s(t) 3 CLIP-2 s(t) 3 L CLIP s(t) 1 Delay s(t) 2 L CLIP CLIP-2 Filter s(t) 3 s(t) 4
93 Spectra: Input Signal, Clipping Component and Clipped Signal Magnitude of Input Signal Magnitude of Input Signal Exceeding Top Magnitude of Input Signal - Level Exceeding Top
94 Spectra: Input Signal, Band Limited Clipping Component and Clipped Signal Magnitude of Input Signal Magnitude of Input Signal - Level Exceeding Top and Filtered Version Magnitude of Input Signal - Filtered Level Exceeding Top
95 Spectra: Input, Clip Component, Band Limited Clip, and Band Limited Clip Input Spectra to PAR Control Spectra; Signal Exceeding Top *log 10 (mag), (db) *log 10 (mag), (db) Normalized Spectra 0 Spectra; Bandlimited Version Exceeding Top Normalized Spectra 0 Spectra; Signal with Bandlimiting Top 20*log 10 (mag), (db) *log 10 (mag), (db) Normalized Spectra Normalized Spectra
96 Professor harris, may I be excused? My brain is full.
97 SOFTWARE DEFINED RADIO MAN Is Open For Questions
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationMODEMS. fred harris. 30 November - 3 December 2010
MODEMS fred harris 30 November - 3 December 2010 What The Customer Wants What The Customer Expects to Pay MO R E MO R E MO R E MO R E MO R E MORE MORE MORE MORE MORE MORE MORE S LESS S LESS S EVEN LESS
More informationEECS 452 Midterm Exam Winter 2012
EECS 452 Midterm Exam Winter 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section II
More information1. Find the magnitude and phase response of an FIR filter represented by the difference equation y(n)= 0.5 x(n) x(n-1)
Lecture 5 1.8.1 FIR Filters FIR filters have impulse responses of finite lengths. In FIR filters the present output depends only on the past and present values of the input sequence but not on the previous
More informationDirect Digital Synthesis Primer
Direct Digital Synthesis Primer Ken Gentile, Systems Engineer ken.gentile@analog.com David Brandon, Applications Engineer David.Brandon@analog.com Ted Harris, Applications Engineer Ted.Harris@analog.com
More informationTUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS. Waqas Akram and Earl E. Swartzlander, Jr.
TUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS Waqas Akram and Earl E. Swartzlander, Jr. Department of Electrical and Computer Engineering University of Texas at Austin Austin,
More informationFX Basics. Filtering STOMPBOX DESIGN WORKSHOP. Esteban Maestre. CCRMA - Stanford University August 2013
FX Basics STOMPBOX DESIGN WORKSHOP Esteban Maestre CCRMA - Stanford University August 2013 effects modify the frequency content of the audio signal, achieving boosting or weakening specific frequency bands
More informationB.Tech III Year II Semester (R13) Regular & Supplementary Examinations May/June 2017 DIGITAL SIGNAL PROCESSING (Common to ECE and EIE)
Code: 13A04602 R13 B.Tech III Year II Semester (R13) Regular & Supplementary Examinations May/June 2017 (Common to ECE and EIE) PART A (Compulsory Question) 1 Answer the following: (10 X 02 = 20 Marks)
More informationELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises
ELT-44006 Receiver Architectures and Signal Processing Fall 2014 1 Mandatory homework exercises - Individual solutions to be returned to Markku Renfors by email or in paper format. - Solutions are expected
More informationRadio Receiver Architectures and Analysis
Radio Receiver Architectures and Analysis Robert Wilson December 6, 01 Abstract This article discusses some common receiver architectures and analyzes some of the impairments that apply to each. 1 Contents
More informationEECS 452 Midterm Exam (solns) Fall 2012
EECS 452 Midterm Exam (solns) Fall 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section
More informationThe Case for Oversampling
EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationOn the Most Efficient M-Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients
On the ost Efficient -Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients Kartik Nagappa Qualcomm kartikn@qualcomm.com ABSTRACT The standard design procedure for
More informationSummary Last Lecture
Interleaved ADCs EE47 Lecture 4 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations
More informationDigital Signal Analysis
Digital Signal Analysis Objectives - Provide a digital modulation overview - Review common digital radio impairments Digital Modulation Overview Signal Characteristics to Modify Polar Display / IQ Relationship
More informationELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018
TUT/ICE 1 ELT-44006 Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018 General idea of these Model Questions is to highlight the central knowledge expected to be known
More informationMultirate Digital Signal Processing
Multirate Digital Signal Processing Basic Sampling Rate Alteration Devices Up-sampler - Used to increase the sampling rate by an integer factor Down-sampler - Used to increase the sampling rate by an integer
More informationEECS 452 Practice Midterm Exam Solutions Fall 2014
EECS 452 Practice Midterm Exam Solutions Fall 2014 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section
More informationPre-distortion. General Principles & Implementation in Xilinx FPGAs
Pre-distortion General Principles & Implementation in Xilinx FPGAs Issues in Transmitter Design 3G systems place much greater requirements on linearity and efficiency of RF transmission stage Linearity
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative EE247 Final exam: Date: Mon. Dec. 18 th Time: 12:30pm-3:30pm Location: 241 Cory Hall Extra office hours: Thurs. Dec. 14 th, 10:30am-12pm Closed book/course notes No calculators/cell
More informationSubtractive Synthesis. Describing a Filter. Filters. CMPT 468: Subtractive Synthesis
Subtractive Synthesis CMPT 468: Subtractive Synthesis Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University November, 23 Additive synthesis involves building the sound by
More informationDSP Laboratory (EELE 4110) Lab#10 Finite Impulse Response (FIR) Filters
Islamic University of Gaza OBJECTIVES: Faculty of Engineering Electrical Engineering Department Spring-2011 DSP Laboratory (EELE 4110) Lab#10 Finite Impulse Response (FIR) Filters To demonstrate the concept
More informationAnalog-to-Digital Converters
EE47 Lecture 3 Oversampled ADCs Why oversampling? Pulse-count modulation Sigma-delta modulation 1-Bit quantization Quantization error (noise) spectrum SQNR analysis Limit cycle oscillations nd order ΣΔ
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationSignals and Filtering
FILTERING OBJECTIVES The objectives of this lecture are to: Introduce signal filtering concepts Introduce filter performance criteria Introduce Finite Impulse Response (FIR) filters Introduce Infinite
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationCascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University
Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University Bruce A. Wooley - 1 - Copyright 2005, Stanford University Outline Oversampling modulators for A-to-D conversion
More informationRF/IF Terminology and Specs
RF/IF Terminology and Specs Contributors: Brad Brannon John Greichen Leo McHugh Eamon Nash Eberhard Brunner 1 Terminology LNA - Low-Noise Amplifier. A specialized amplifier to boost the very small received
More informationLinearity Enhancement Algorithms for I-Q Signal Generation
B6-1 10:15-10:45 Nov. 6, 2015 (Fri) 1 /55 Invited paper Linearity Enhancement Algorithms for I-Q Signal Generation - DWA and Self-Calibration Techniques - M. Murakami H. Kobayashi S. N. B. Mohyar T. Miki
More informationOutline. Background of Analog Functional Testing. Phase Delay in Multiplier/Accumulator (MAC)-based ORA
Phase Delay Measurement and Calibration in Built-In Analog Functional Testing Jie Qin, Charles Stroud, and Foster Dai Dept. of Electrical & Computer Engineering Auburn University Outline Background of
More informationEE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting
EE47 Lecture 6 This lecture is taped on Wed. Nov. 8 th due to conflict of regular class hours with a meeting Any questions regarding this lecture could be discussed during regular office hours or in class
More informationALMA Memo No. 579 Revised version of September 20, The new 3-stage, low dissipation digital filter of the ALMA Correlator
ALMA Memo No. 579 Revised version of September 2, 28 The new -stage, low dissipation digital filter of the ALMA Correlator P.Camino 1, B. Quertier 1, A.Baudry 1, G.Comoretto 2, D.Dallet 1 Observatoire
More informationMASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1
MASH 2- MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN Yu hang, Ning Xie, Hui Wang and Yejun He College of Information Engineering, Shenzhen University, Shenzhen, Guangdong 58060, China kensouren@yahoo.com.cn
More informationHigh-Frequency Low-Distortion Signal Generation Algorithm with AWG
High-Frequency Low-Distortion Signal Generation Algorithm with AWG Shohei Shibuya, Yutaro Kobayashi Haruo Kobayashi Gunma University 1/31 Research Objective 2/31 Objective Low-distortion sine wave generation
More informationPresented at the 108th Convention 2000 February Paris, France
Direct Digital Processing of Super Audio CD Signals 5102 (F - 3) James A S Angus Department of Electronics, University of York, England Presented at the 108th Convention 2000 February 19-22 Paris, France
More informationMultirate DSP, part 1: Upsampling and downsampling
Multirate DSP, part 1: Upsampling and downsampling Li Tan - April 21, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion
More informationLecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications
EE4900/EE6720: Digital Communications 1 Lecture 3 Review of Signals and Systems: Part 2 Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
More informationAnalog and RF circuit techniques in nanometer CMOS
Analog and RF circuit techniques in nanometer CMOS Bram Nauta University of Twente The Netherlands http://icd.ewi.utwente.nl b.nauta@utwente.nl UNIVERSITY OF TWENTE. Outline Introduction Balun-LNA-Mixer
More informationA 1.9GHz Single-Chip CMOS PHS Cellphone
A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin
More informationDigital Filters IIR (& Their Corresponding Analog Filters) Week Date Lecture Title
http://elec3004.com Digital Filters IIR (& Their Corresponding Analog Filters) 2017 School of Information Technology and Electrical Engineering at The University of Queensland Lecture Schedule: Week Date
More informationReal-Time Digital Down-Conversion with Equalization
Real-Time Digital Down-Conversion with Equalization February 20, 2019 By Alexander Taratorin, Anatoli Stein, Valeriy Serebryanskiy and Lauri Viitas DOWN CONVERSION PRINCIPLE Down conversion is basic operation
More informationKeysight Technologies
Keysight Technologies Generating Signals Basic CW signal Block diagram Applications Analog Modulation Types of analog modulation Block diagram Applications Digital Modulation Overview of IQ modulation
More informationDigital Signal Processing Techniques
Digital Signal Processing Techniques Dmitry Teytelman Dimtel, Inc., San Jose, CA, 95124, USA June 17, 2009 Outline 1 Introduction 2 Signal synthesis Arbitrary Waveform Generation CORDIC Direct Digital
More informationDigitally Enhanced Inter-modulation Distortion Compensation in Wideband Spectrum Sensing. Han Yan and Prof. Danijela Cabric Nov.
Digitally Enhanced Inter-modulation Distortion Compensation in Wideband Spectrum Sensing Han Yan and Prof. Danijela Cabric Nov.9 th 016 1 Challenges of Wideband Spectrum Sensing Rx Signal LNA LO Front-end
More informationDigital Processing of Continuous-Time Signals
Chapter 4 Digital Processing of Continuous-Time Signals 清大電機系林嘉文 cwlin@ee.nthu.edu.tw 03-5731152 Original PowerPoint slides prepared by S. K. Mitra 4-1-1 Digital Processing of Continuous-Time Signals Digital
More informationIntroduction to Digital Signal Processing Using MATLAB
Introduction to Digital Signal Processing Using MATLAB Second Edition Robert J. Schilling and Sandra L. Harris Clarkson University Potsdam, NY... CENGAGE l.earning: Australia Brazil Japan Korea Mexico
More informationE : Lecture 8 Source-Filter Processing. E : Lecture 8 Source-Filter Processing / 21
E85.267: Lecture 8 Source-Filter Processing E85.267: Lecture 8 Source-Filter Processing 21-4-1 1 / 21 Source-filter analysis/synthesis n f Spectral envelope Spectral envelope Analysis Source signal n 1
More informationProject I: Phase Tracking and Baud Timing Correction Systems
Project I: Phase Tracking and Baud Timing Correction Systems ECES 631, Prof. John MacLaren Walsh, Ph. D. 1 Purpose In this lab you will encounter the utility of the fundamental Fourier and z-transform
More informationMichael F. Toner, et. al.. "Distortion Measurement." Copyright 2000 CRC Press LLC. <
Michael F. Toner, et. al.. "Distortion Measurement." Copyright CRC Press LLC. . Distortion Measurement Michael F. Toner Nortel Networks Gordon W. Roberts McGill University 53.1
More informationDigital Processing of
Chapter 4 Digital Processing of Continuous-Time Signals 清大電機系林嘉文 cwlin@ee.nthu.edu.tw 03-5731152 Original PowerPoint slides prepared by S. K. Mitra 4-1-1 Digital Processing of Continuous-Time Signals Digital
More informationI-Q Signal Generation Techniques for Communication IC Testing and ATE Systems
2016 IEEE International Test Conference I-Q Signal Generation Techniques for Communication IC Testing and ATE Systems M. Murakami, H. Kobayashi, S. N. B. Mohyar O. Kobayashi, T. Miki, J. Kojima Gunma University
More informationSIGMA-DELTA CONVERTER
SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationOther Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles
Other Effects in PLLs Behzad Razavi Electrical Engineering Department University of California, Los Angeles Example of Up and Down Skew and Width Mismatch Approximating the pulses on the control line by
More informationEE 470 Signals and Systems
EE 470 Signals and Systems 9. Introduction to the Design of Discrete Filters Prof. Yasser Mostafa Kadah Textbook Luis Chapparo, Signals and Systems Using Matlab, 2 nd ed., Academic Press, 2015. Filters
More informationGábor C. Temes. School of Electrical Engineering and Computer Science Oregon State University. 1/25
Gábor C. Temes School of Electrical Engineering and Computer Science Oregon State University temes@ece.orst.edu 1/25 Noise Intrinsic (inherent) noise: generated by random physical effects in the devices.
More informationSignal Processing Summary
Signal Processing Summary Jan Černocký, Valentina Hubeika {cernocky,ihubeika}@fit.vutbr.cz DCGM FIT BUT Brno, ihubeika@fit.vutbr.cz FIT BUT Brno Signal Processing Summary Jan Černocký, Valentina Hubeika,
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationDigital Self Excited Loop Implementation and Experience. Trent Allison Curt Hovater John Musson Tomasz Plawski
Digital Self Excited Loop Implementation and Experience Trent Allison Curt Hovater John Musson Tomasz Plawski Overview Why Self Excited Loop? Algorithm Building Blocks Hardware and Sampling Digital Signal
More informationJoint I/Q Mixer and Filter Imbalance Compensation and Channel Equalization with Novel Preamble Design
16 4th European Signal Processing Conference (EUSIPCO) Joint I/Q Mixer and Filter Imbalance Compensation and Channel Equalization with Novel Preamble Design Ramya Lakshmanan ramya.lakshmanan4@gmail.com
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationTeam proposals are due tomorrow at 6PM Homework 4 is due next thur. Proposal presentations are next mon in 1311EECS.
Lecture 8 Today: Announcements: References: FIR filter design IIR filter design Filter roundoff and overflow sensitivity Team proposals are due tomorrow at 6PM Homework 4 is due next thur. Proposal presentations
More informationReceiver Architectures
83080RA/1 Receiver Architectures Markku Renfors Tampere University of Technology Digital Media Institute/Telecommunications 83080RA/2 Topics 1. Main analog components for receivers - amplifiers - filters
More informationReflection EVM Impairments in Wideband 60GHz and E band designs
Reflection EVM Impairments in Wideband 60GHz and E band designs Dror Regev About Presto Engineering Leader in Integrated Test & Product Engineering and Back-end Production services Service hubs in USA,
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationReal-Time Frequency Tracking Using Novel Adaptive Harmonic IIR Notch Filter
Real-Time Frequency Tracking Using Novel Adaptive Harmonic IIR Notch Filter Li Tan, Ph.D. College of Engineering and Technology Purdue University North Central lizhetan@pnc.edu Jean Jiang, Ph.D. College
More informationDeveloper Techniques Sessions
1 Developer Techniques Sessions Physical Measurements and Signal Processing Control Systems Logging and Networking 2 Abstract This session covers the technologies and configuration of a physical measurement
More informationResonator Factoring. Julius Smith and Nelson Lee
Resonator Factoring Julius Smith and Nelson Lee RealSimple Project Center for Computer Research in Music and Acoustics (CCRMA) Department of Music, Stanford University Stanford, California 9435 March 13,
More informationDigital AudioAmplifiers: Methods for High-Fidelity Fully Digital Class D Systems
Digital AudioAmplifiers: Methods for High-Fidelity Fully Digital Class D Systems P. T. Krein, Director Grainger Center for Electric Machinery and Electromechanics Dept. of Electrical and Computer Engineering
More informationSignal Processing for Speech Applications - Part 2-1. Signal Processing For Speech Applications - Part 2
Signal Processing for Speech Applications - Part 2-1 Signal Processing For Speech Applications - Part 2 May 14, 2013 Signal Processing for Speech Applications - Part 2-2 References Huang et al., Chapter
More informationWideband Sampling by Decimation in Frequency
Wideband Sampling by Decimation in Frequency Martin Snelgrove http://www.kapik.com 192 Spadina Ave. Suite 218 Toronto, Ontario, M5T2C2 Canada Copyright Kapik Integration 2011 WSG: New Architectures for
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationDSP-BASED FM STEREO GENERATOR FOR DIGITAL STUDIO -TO - TRANSMITTER LINK
DSP-BASED FM STEREO GENERATOR FOR DIGITAL STUDIO -TO - TRANSMITTER LINK Michael Antill and Eric Benjamin Dolby Laboratories Inc. San Francisco, Califomia 94103 ABSTRACT The design of a DSP-based composite
More informationLecture 20: Mitigation Techniques for Multipath Fading Effects
EE 499: Wireless & Mobile Communications (8) Lecture : Mitigation Techniques for Multipath Fading Effects Multipath Fading Mitigation Techniques We should consider multipath fading as a fact that we have
More informationCHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR
22 CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 2.1 INTRODUCTION A CI is a device that can provide a sense of sound to people who are deaf or profoundly hearing-impaired. Filters
More informationElectronic Warfare Receivers. and Receiving Systems. Richard A. Poisel ARTECH HOUSE BOSTON LONDON. artechhouse.com
Electronic Warfare Receivers and Receiving Systems Richard A. Poisel ARTECH HOUSE BOSTON LONDON artechhouse.com Table of Contents Preface Chapter 1 Receiving Systems and Receiving System Architectures
More informationEE247 Lecture 26. EE247 Lecture 26
EE247 Lecture 26 Administrative Project submission: Project reports due Dec. 5th Please make an appointment with the instructor for a 15minute meeting on Monday Dec. 8 th Prepare to give a 3 to 7 minute
More informationECE438 - Laboratory 7a: Digital Filter Design (Week 1) By Prof. Charles Bouman and Prof. Mireille Boutin Fall 2015
Purdue University: ECE438 - Digital Signal Processing with Applications 1 ECE438 - Laboratory 7a: Digital Filter Design (Week 1) By Prof. Charles Bouman and Prof. Mireille Boutin Fall 2015 1 Introduction
More informationF I R Filter (Finite Impulse Response)
F I R Filter (Finite Impulse Response) Ir. Dadang Gunawan, Ph.D Electrical Engineering University of Indonesia The Outline 7.1 State-of-the-art 7.2 Type of Linear Phase Filter 7.3 Summary of 4 Types FIR
More informationNATIONAL RADIO ASTRONOMY OBSERVATORY Charlottesville, VA
NATIONAL RADIO ASTRONOMY OBSERVATORY Charlottesville, VA ELECTRONICS DIVISION INTERNAL REPORT NO. 32 ANALYSIS OF A SINGLE-CONVERSION, ANALOG/DIGITAL SIDEBAND-SEPARATING MIXER PROTOTYPE J. R. Fisher & M.
More informationUsing a design-to-test capability for LTE MIMO (Part 1 of 2)
Using a design-to-test capability for LTE MIMO (Part 1 of 2) System-level simulation helps engineers gain valuable insight into the design sensitivities of Long Term Evolution (LTE) Multiple-Input Multiple-Output
More informationBiomedical Instrumentation B2. Dealing with noise
Biomedical Instrumentation B2. Dealing with noise B18/BME2 Dr Gari Clifford Noise & artifact in biomedical signals Ambient / power line interference: 50 ±0.2 Hz mains noise (or 60 Hz in many data sets)
More informationEfficiently simulating a direct-conversion I-Q modulator
Efficiently simulating a direct-conversion I-Q modulator Andy Howard Applications Engineer Agilent Eesof EDA Overview An I-Q or vector modulator is a commonly used integrated circuit in communication systems.
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationMultirate DSP, part 3: ADC oversampling
Multirate DSP, part 3: ADC oversampling Li Tan - May 04, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion code 92562
More informationSummary Last Lecture
EE47 Lecture 5 Pipelined ADCs (continued) How many bits per stage? Algorithmic ADCs utilizing pipeline structure Advanced background calibration techniques Oversampled ADCs Why oversampling? Pulse-count
More informationAn Intelligent Adaptive Filter for Fast Tracking and Elimination of Power Line Interference from ECG Signal
An Intelligent Adaptive Filter for Fast Tracking and Elimination of Power ine Interference from ECG Signal Nauman Razzaq, Maryam Butt, Muhammad Salman, Rahat Ali, Ismail Sadiq, Khalid Munawar, Tahir Zaidi
More informationDigital Communication System
Digital Communication System Purpose: communicate information at required rate between geographically separated locations reliably (quality) Important point: rate, quality spectral bandwidth, power requirements
More informationDECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE
DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE Abstract The demand for new telecommunication services requiring higher capacities, data rates and different operating modes have
More informationDigital Filtering: Realization
Digital Filtering: Realization Digital Filtering: Matlab Implementation: 3-tap (2 nd order) IIR filter 1 Transfer Function Differential Equation: z- Transform: Transfer Function: 2 Example: Transfer Function
More informationD/A Resolution Impact on a Poly-phase Multipath Transmitter
D/A Resolution Impact on a Poly-phase Multipath Transmitter Saqib Subhan, Eric A. M. Klumperink, Bram Nauta IC Design group, CTIT, University of Twente Enschede, The Netherlands s.subhan@utwente.nl Abstract
More informationInterpolators And Interpolation
Interpolators And Interpolation 1 Applications Fixed Up-Sampler Interpolators Fixed Down-Sample Filters Reduced Cost Filtering When Large Ratio of Sample Rate to Bandwidth Timing Recovery Re-Sampling of
More informationDirect-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA
Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA Introduction This article covers an Agilent EEsof ADS example that shows the simulation of a directconversion,
More informationThe Loss of Down Converter for Digital Radar receiver
The Loss of Down Converter for Digital Radar receiver YOUN-HUI JANG 1, HYUN-IK SHIN 2, BUM-SUK LEE 3, JEONG-HWAN KIM 4, WHAN-WOO KIM 5 1-4: Agency for Defense Development, Yuseong P.O. Box 35, Daejeon,
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More information1. Clearly circle one answer for each part.
TB 1-9 / Exam Style Questions 1 EXAM STYLE QUESTIONS Covering Chapters 1-9 of Telecommunication Breakdown 1. Clearly circle one answer for each part. (a) TRUE or FALSE: Absolute bandwidth is never less
More informationDIGITAL FILTERS. !! Finite Impulse Response (FIR) !! Infinite Impulse Response (IIR) !! Background. !! Matlab functions AGC DSP AGC DSP
DIGITAL FILTERS!! Finite Impulse Response (FIR)!! Infinite Impulse Response (IIR)!! Background!! Matlab functions 1!! Only the magnitude approximation problem!! Four basic types of ideal filters with magnitude
More information