DIGITAL SIGNAL PROCESSING IV
|
|
- Clarissa Underwood
- 6 years ago
- Views:
Transcription
1 DIGITAL SIGNAL PROCESSING IV Learning Guide First Semester 208 Module Code: EIDSV4A VUT Vaal University of Technology
2 Learning Guide Digital Signal Processing IV ii INDEX PART I Module Information. Word of welcome.... iii 2. Contact persons.. iii 3. Rationale for the module.... iii 4. Prerequisites iii 5. Learning material and reference textbooks. iii 6. Assessment..... iii 7. Icons used in this study guide v PART II Learning Units Unit. Chapter Discrete Systems and Signals Chapter 2 Time Domain Analysis Chapter 3 Z Transform Unit 2 4. Chapter 4 Frequency Domain Analysis Chapter 5 Discrete Fourier Transform Chapter 6 Digital Filters Unit 3 7. Project 7. Project outcome Project schedule Assessment
3 Learning Guide Digital Signal Processing IV iii. WORD OF WELCOME The Department of Process Control and Computer Systems welcomes you as a student to the Faculty of Engineering at the Vaal University of Technology. The department strives towards integration of existing knowledge with new knowledge and to afford the student the ability to think logically, gain knowledge of Electrical Engineering, and specifically Digital Signal Processing, in order to make a positive contribution to the field of Industrial Instrumentation and Electrical Engineering, once you have completed your studies. 2. CONTACT PERSONS Title and Surname Office Telephone number and address Prof MO Ohanga (HOD) R marcelo@vut.ac.za Ms. R Mwale (Administrator) R refilwem@vut.ac.za Mr. TV Maloka (Lecturer) S malokat@vut.ac.za 3. RATIONALE FOR THE MODULE On completion of this module you should be knowledgeable in the basic concepts underlying linear discrete-time systems, sampling of analogue signals, difference equations, convolution summation, z-transform, frequency response, digital Fourier transform techniques and digital filters. 4. PREREQUISITES The z transform as well as complex algebra, are used extensively in this course. It is therefore strongly recommended that students successfully complete the courses in Control Systems III (EIBEH III) and Mathematics II (AMISK II), before commencing with their studies in Digital Signal Processing IV. 5. LEARNING MATERIAL AND REFERENCE TEXTBOOKS This learning guide as well as the course material and previous evaluations, will be made available to students at the beginning of the semester. Additional reference textbooks: a) Lynn, P.A. and Fuerst, W., Introductory Digital Signal Processing withcomputer Applications. b) Mayhan, R.J., Discrete-Time and Continuous Linear Systems. c) Oppenheim A.V. and Schafer R.W., Digital Signal Processing. Additional information may be available from: The lecturer will not respond to from students. 6. ASSESSMENT Module assessment will take place on a continuous basis, and for this purpose the module is divided into three units. Unit : Chapters to 3 (weight = 40%) Unit 2: Chapters 4 to 6 (weight = 40%) Unit 3: Project (weight = 20%)
4 Learning Guide Digital Signal Processing IV iv i) Module assessment: To successfully complete each unit, students must receive a unit mark of at least 50%. To successfully complete the module, students must complete all the units. A student that successfully completes the module will receive a module mark according to the following summative assessment schedule: Module% = 0.4Unit% 0.4unit2% 0.2unit3% The continuous assessment programme does not allow for supplementary or rewritten examinations. Students that fail to complete this module, must resume their studies by completing all units again during a subsequent semester. ii) Unit assessment (½ hour session): Assessment of unit is scheduled for Thursday March 208 at 0h00. Students that fail to receive 50% for unit, will be offered a second and final opportunity to complete unit on Thursday 0 May 208 at 0h00. Students who successfully complete the final assessment, will however receive a maximum mark of 50% for unit. Students who were unable to attend the first assessment session, will receive the full mark obtained for the final assessment of unit. A student that fails to receive 50% for the final attempt to complete unit, fails the module. The assessment venue is lecture room S205 (main campus), and as arranged at the Secunda campus. iii) Unit 2 assessment (½ hour session): Assessment of unit 2 is scheduled for Thursday 29 March 208 at 0h00. Students that fail to receive 50% for unit 2, will be offered a second and final opportunity to complete unit 2 on Thursday 0 May 208 at h35. Students who successfully complete the final assessment, will however receive a maximum mark of 50% for unit 2. Students who were unable to attend the first assessment session, will receive the full mark obtained for the final assessment of unit 2. A student that fails to receive 50% for the final attempt to complete unit 2, fails the module. The assessment venue is lecture room S205 (main campus), and as arranged at the Secunda campus. ivi) Unit 3 assessment: For the purpose of assessing unit 3 (project), each student will prepare and demonstrate a Finite Impulse Response digital filter of length three, constructed according to the guidelines given in the learner guide for unit 3. A clear photograph showing the project with the student s student card (or other clear identification), must also be available for assessment and moderation. Assessment of unit 3 is scheduled for Thursday 9 April 208 at 0h00. Students that fail to receive 50% for unit 3, will be offered a second and final opportunity to complete unit 3 on Thursday 26 April 208 at 0h00. Students who successfully complete the final assessment, will however receive a maximum mark of 50% for unit 3. Students who were unable to attend the first assessment session, will receive the full mark obtained for the final assessment of unit 3. A student that fails to receive 50% for the final attempt to complete unit 3, fails the module. The assessment venue is the lecture room, S205.
5 Learning Guide Digital Signal Processing IV v v) Module Portfolio: Students will not be required to assemble a module portfolio individually. The lecturer, however, will assemble a module portfolio that will include all question papers and memoranda, as well as the study guide, mark sheets and class registers. The examination office currently archives all examination scripts in order to be available as assessment evidence for unit and unit 2. Lecturers should include each student s project photograph in the module portfolio, as assessment evidence for unit 3. The module portfolio must be safeguarded for at least three years for moderation purposes. 7. ICONS USED IN THIS STUDY GUIDE Estimated study time 7. Opening remarks and introduction Outcomes Study the following passage thoroughly Practical work Exam questions and assessment Section still under construction
6 EIDSV4 Discrete Systems and signals Learning Guide Unit -. LEARNING GUIDE - UNIT : DISCRETE SYSTEMS AND SIGNALS The objective of this learning unit is to introduce students to the fundamental properties of discrete systems and signals. You should spend approximately 0 hours on this learning unit. LEARNING UNIT OUTCOME After completion of this learning unit, students should be able to: Define Shannon s sampling theorem. Define the impulse and step function. Sketch and perform elementary algebraic operations with discrete signals. Construct difference equations and block diagrams for discrete systems. Determine the response of linear, time invariant system to various inputs.
7 EIDSV4 Time Domain Analysis Learning Guide Unit 2-2. LEARNING GUIDE UNIT : TIME DOMAIN ANALYSIS The objective of this learning unit is to introduce students to the analysis of discrete systems in the time domain, using the principle of the convolution sum. You should spend approximately 5 hours on this learning unit. LEARNING UNIT OUTCOME After completion of this learning unit, students should be able to: Describe digital signals in terms of impulse functions. Determine the impulse response of a discrete system. Use the convolution method to calculate the response of a discrete system for typical input signals.
8 EIDSV4 Frequency Domain Analysis Learning Guide Unit 3-3. LEARNING GUIDE UNIT : Z TRANSFORM The objective of this learning unit is to introduce students to the powerful z transform method to analyze discrete systems in the frequency domain. You should spend approximately 20 hours on this learning unit. LEARNING UNIT OUTCOME After completion of this learning unit, students should be able to: Define the z transform X(z). Verify the important properties of the z transform. Determine the z transform X(z) for time functions x(k). Use the method of long division and partial fractions to find the inverse z transform of X(z).
9 EIDSV4 Frequency Domain Analysis Learning Guide Unit LEARNING GUIDE UNIT 2: FREQUENCY DOMAIN ANALYSIS The objective of this learning unit is to introduce students to the response of discrete systems to sinusoidal input signals. You should spend approximately 0 hours on this learning unit. LEARNING UNIT OUTCOME After completion of this learning unit, students should be able to: Relate the transient response of a system to the roots of the denominator of the system function H(z). Determine the frequency response of the system H(), from H(z).
10 EIDSV4 Discrete Fourier Transform Learning Guide Unit LEARNING GUIDE UNIT 2: DISCRETE FOURIER TRANSFORM The objective of this learning unit is to introduce students to the discrete Fourier transform as an instrument for finding the frequency spectrum of discrete signals, You should spend approximately 0 hours on this learning unit. LEARNING UNIT OUTCOME After completion of this learning unit, students should be able to: Determine the frequency spectrum of non periodic signals. Determine the frequency spectrum of periodic signals.
11 EIDSV4 Digital Filters Learning Guide Unit LEARNING GUIDE UNIT 2: DIGITAL FILTERS The objective of this learning unit is to introduce students to some of the important techniques used when designing digital filters. You should spend approximately 20 hours on this learning unit. LEARNING UNIT OUTCOME After completion of this learning unit, students should be able to: Design finite impulse response filters. Design infinite impulse response filters.
12 EIDSV4 Project Learning Guide Unit LEARNING GUIDE UNIT 3: PROJECT LOW PASS FIR FILTER The objective of this learning unit is to give students the opportunity to design a Finite Impulse Response filter of length three, and to use the filter to recover the fundamental frequency from a rectangular input signal. You should spend approximately 20 hours on this learning unit. 7. Project Outcome After completion of this project, students will be able to demonstrate the operation of a low pass FIR structure, filtering the fundamental frequency from a rectangular input signal. 7.2 Project Schedule To complete this project, students will be required to construct a FIR low pass filter of length three with cut off frequency c of rad/sec. A pulse generator will provide the input signal of rad/sec, and the filter must extract the fundamental harmonic from this input. Both the input signal and the output signal will be displayed by means of LED s. A block diagram of the system is shown in Figure P. x(t) y(k) Pulse generator LED display Low pass FIR filter LED display Figure P
13 EIDSV4 Project 7-2 Learning Guide Unit Filter design guide For simplicity, a filter of length N = 3 will be constructed. The impulse response of a low pass FIR filter is given by: c T sin(k - ) c T h(k) = (k - ) c T. Equation P We will use a sampling frequency s = 0 r/s and cut-off frequency c = r/s. (which is also the frequency of the input square wave). Therefore c = 0. s. With T = 2/ s, N = 3, = (N-)/2 = and using Equation P, we find for h(k): 0 (2/ ) sin[(k -)(0 )(2/ )] h(k) = s s s s [(k -)(0 )(2/ )] s s sin[(k -)(0.2)] h(k) = 0.2, for k = 0, and 2. Equation P2 [(k -)(0.2)] From Equation P2, h(0) = 0.87, h() = 0.2 and h(2) = To simplify the electronics and to amplify the output signal somewhat, we will assume h(0) = h() = h(2) = 0,25. The final structure is shown in Figure P2. x(k) 0.25 x(k-) z y(k) x(k-2) z Figure P2 The transfer function of the filter is given by: H(z) = z z -2. Equation P3 Because of the low order of the filter (N = 3), the cut-off characteristics of this filter is not very good. Nevertheless, using a sampling frequency s = 0 r/s (f s =.595 Hz.) which is ten times the cut-off frequency c = r/s (f c = Hz.), will result in the attenuation of the third harmonic (=3), fifth harmonic (=5) and seventh harmonic (=7) frequencies contained in the input signal. Given that the sampling period T = /f s = /.595 = sec, the frequency response of the filter, H(e jt ), may be calculated. From Equation P3: H(e jt ) = e -jt 0.25e -j2t H(e j0.628 ) = e -j e -j.256 = 0.25[ ] The values of H(e jt ), also just denoted by H(), for = 0 to 0, are tabulated in Figure P3. A graph of the frequency response H() is also shown.
14 (rad/sec.) H() H() EIDSV4 Project Learning Guide Unit 3 Figure P3 H() Ideal c s /2 7-3 The network shown in Figure P4 will be used to implement this filter. The bucket brigade x(k) x(k-) x(k-2) 00k MAC 00k 00k v - y(k) 00k x(t) S0 x(k) S x(k-) S2 x(k-2) x(t) CP2 - CP - CP0 - C0 C C2 CP0 CP CP2 CP0 CP CP2 CP0 Sampling period = sec Start of sampling period Next sampling period Start of next sampling period Figure P4
15 EIDSV4 Project Learning Guide Unit Capacitor C0 is used to store the most recent sample x(k) obtained from the input signal. Capacitor C is used to store the previous value x(k-) of the input signal while capacitor C2 stores the oldest sample x(k-2). At the start of each sampling interval, all the stored values are shifted one position to the right. First, clock pulse CP0 closes switch S2 and transfers the stored value on C, to C2 (which is the value of x(k-2) during this sampling interval). Next clock pulse CP closes switch S and transfers the stored value on C0 to C (which is the value of x(k-) during this sampling period). Finally clock pulse CP3 operates switch S0 and sample the current value x(k) of the input signal. The filter output y(k) is calculated by means of the MAC operational amplifier. From Figure P4, y(k) is equal to v, the voltage at the positive input of the MAC operational amplifier that is connected in voltage follower mode. Applying Kirchoff s current law at the v node: [x(k)-v]/00k [x(k-)-v]/00k [x(k-2)-v]/00k = v/00k [x(k)-v] [x(k-)-v] [x(k-2)-v] = v 4v = x(k) x(k-) x(k-2) v = ¼x(k) ¼x(k-) ¼x(k-2) But y(k) = v, y(k) = ¼x(k) ¼x(k-) ¼x(k-2). This is the required filter response for our low pass filter. Strictly speaking, we should sample the output value of the MAC operational amplifier only after x(k), x(k-) and x(k-2) have been shifted into their correct positions (that is after clock pulse CP3). For our purposes however, the continuous output of the operational amplifier will be a good enough representation of y(k) Clock generation The CD4022 is a divide by 8 counter and will be used to generate the CP0, CP and CP2 clock pulses. A 555 timer generates the master clock to the CD4022 counter and after every eighth master clock pulse, a pulse (CP0) will appear on pin 2 of the CD4022 counter, as shown in Figure P5. One master clock pulse after this, a pulse (CP) will appear on pin 3 of the CD4022 counter. After another master clock pulse, a pulse (CP2) will appear on pin of the CD4022 counter. This process will repeat itself after 8 master clock pulses (the other five pulses available from the CD4022 are not used). The sampling period starts when clock pulse CP0 goes high and ends just before clock pulse CP0 goes high again (the sampling period is equal to sec which corresponds to the sampling frequency of 0 rad/sec). The complete circuit to generate clock pulses CP0, CP and CP2, is shown in Figure P6.
16 EIDSV4 Project Learning Guide Unit Master clock (provided by 555 timer) Duration of 8 pulses = sec. Next sample period (8 master clock pulses) Clock pulse 0 (CP0) pulse 0 on pin 2 of CD4022 Clock pulse (CP) pulse 2 on pin 3 of CD4022 Clock pulse 2 (CP2) pulse 4 on pin of CD4022 Figure P5 2.7 k reset inhibit 4.7 k clock CP CD V battery CP0 CP Master clock k 0F Test probe LED Figure P6 A test probe consisting of a k resistor in series with a LED, may be used to check whether the master clock and clock pulses CP0, CP and CP2 are present. The master clock frequency is a bit more than 0 Hz and the LED flickering can still be observed. The frequency of clock pulses CP0, CP and CP2 is low and can be easily monitored with the test probe. (Note: The master clock, CP0, CP and CP2 do not have to be displayed when demonstrating the final system.)
17 7.2.3 Filter circuit EIDSV4 Project Learning Guide Unit 3 The filter network outlined in Figure P4, will be realized with the circuit in Figure P7. Three of the four available switches on the CD4066 quad switch are used to sample x(t), x(k) and x(k-) ½LM358 (I-a) CP2 3 S0 enable 2 8 x(k) x(t) Input signal CP x(k) 5 4 S CD4066 S enable 2 3 C0 C F ½LM358 (I-b) F 00k x(k-) 00k ½LM358 (II-b) 6 5 MAC 7 y(k) 9V battery ½LM358 (II-a) CP0 x(k-) 6 8 S2 enable 7 9 C2 0.F x(k-2) 00k 00k k LED Figure P7 This circuit can only be tested if clock pulses CP0, CP and CP2 from the circuit in Figure P6, are connected to S2 enable (pin 6 of the CD4066), S enable (pin 5 of the CD4066) and S0 enable (pin 3 of the CD4066) respectively. If 9V from the battery is applied to the x(t) input (pin of the CD4066), the y(k) output from the MAC operational amplifier must increase, which may be verified with the y(k) LED becoming progressively brighter. Zero volt (negative battery voltage) connected to the x(t) input, must result in the LED becoming progressively dimmer.
18 EIDSV4 Project Learning Guide Unit Pulse generator Another 555 timer will be used to generate the pulsed input signal x(t). This signal will be presented to the input of the filter with the aim that the filter will allow the fundamental harmonic to pass through while suppressing the higher harmonics. As we did not employ an anti-aliasing analog filter before the digital filter, harmonics near multiples of the sampling frequency, will pass through because of the characteristic repetitive behavior of digital systems. Fortunately the higher harmonics in a square wave, diminishes fairly rapidly. The pulse generator must generate a frequency equal to the cut off frequency of the filter which is rad/sec or Hz., which implies a period of 6.28 seconds. The circuit for the pulse generator is given in Figure P8. Again the correct operation of the pulse generator may be confirmed with a LED test probe k F 220 k 5 4 k LED x(t) Figure P8 T 6 sec Input signal to digital filter 9V battery Complete system A block diagram of the complete system is shown in Figure P9. Clock generator (Figure P6) Input signal x(t) (Figure P8) CP0 CP CP2 x(t) LED Three tap FIR filter (Figure P7) y(k) LED 9V battery Figure P9 Students must display the input signal x(t) and the output signal y(k) with LED s when demonstrating their system.
19 EIDSV4 Project Learning Guide Unit LM385 Single Supply Operational Amplifier (Practical note) Top view 3, 5 8, 7 9 V LM , Figure P0 The LM385 package contains two operational amplifiers with pin out configuration as shown in Figure P0. If it is suspected that the LM385 operational amplifier is faulty, a simple technique to check whether both amplifiers are working is to connect each one in voltage follower mode, shown in Figure P0. If the non-inverting input is connected to the positive supply (9V), the output should be high (8V) while if connected to the negative rail, the output should be zero volt. If the non-inverting input is left open, the output should be high Additional information on 555 timer Figure P, shows the 555 timer connected as an astable multivibrator. R A R B Top view V Output Output time C T L T H Figure P T L = 0.7R B C T H = 0.7(R A R B )C Total period = T = 0.7(R A 2R B )C
20 EIDSV4 Project Learning Guide Unit Pin out details for CD4022 and CD Vcc X 4 Vcc Reset Y 2 3 Enable Clock 2Y Enable Inhibit 2X 4 4X Carry out 2 Enable 5 0 4Y NC Enable 6 9 3Y GND 7 8 3X GND 8 9 NC Parts List 2 LM358 (dual operational amplifier) CD4022 (8 bit counter) CD4066 (quad switch) (timer) 2 k (¼ watt resistor) 2.7 k (¼ watt resistor) 4.7 k (¼ watt resistor) 0 k (¼ watt resistor) 4 00 k (¼ watt resistor) 220 k (¼ watt resistor) 3 0. F (non electrolytic) 0 F (64 V electrolytic capacitor) 22 F (64 V electrolytic capacitor) 2 LED (red)
21 EIDSV4 Project Learning Guide Unit Assessment Students will prepare this project and demonstrate their work in class on the scheduled date and time. A very clear photograph (or print), showing the project together with the student s student card (or other clear identification), will also be prepared as part of the demonstration and assessment. A student that demonstrates the successful filtering of the fundamental harmonic frequency from the rectangular input pulses, will meet the required outcome for this unit, and will receive at least 50% for unit 3. Please note:. A project submitted without accompanying photo s, will not be assessed, and a photograph displayed on a camera or cell phone or sent via , will not be acceptable, as a hard copy is needed for final assessment and moderation of the project. A well defined photo printed on a color printer (A4), is preferred. 2. The demonstration system must include the LED display of the input signal x(t) and the output signal y(k). 3. Students that demonstrate a system crudely constructed on a medium such as breadboard, but with the system operating perfectly, will receive 60 %. If, in addition, special attention is given to the construction (for example the circuit is assembled on veroboard), 0% will be added. If, in addition, a student displays exceptional initiative, for instance increasing the length and sampling frequency of the system, 75% or more will be awarded according to the judgment and discretion of the assessor. Construction on PC boards will not be allowed.
Advanced Digital Signal Processing Part 2: Digital Processing of Continuous-Time Signals
Advanced Digital Signal Processing Part 2: Digital Processing of Continuous-Time Signals Gerhard Schmidt Christian-Albrechts-Universität zu Kiel Faculty of Engineering Institute of Electrical Engineering
More informationSampling and Reconstruction of Analog Signals
Sampling and Reconstruction of Analog Signals Chapter Intended Learning Outcomes: (i) Ability to convert an analog signal to a discrete-time sequence via sampling (ii) Ability to construct an analog signal
More informationSyllabus for ENGR065-01: Circuit Theory
Syllabus for ENGR065-01: Circuit Theory Fall 2017 Instructor: Huifang Dou Designation: Catalog Description: Text Books and Other Required Materials: Course Objectives Student Learning Outcomes: Course
More informationDepartment of Electronic Engineering NED University of Engineering & Technology. LABORATORY WORKBOOK For the Course SIGNALS & SYSTEMS (TC-202)
Department of Electronic Engineering NED University of Engineering & Technology LABORATORY WORKBOOK For the Course SIGNALS & SYSTEMS (TC-202) Instructor Name: Student Name: Roll Number: Semester: Batch:
More information2. Pre-requisites - CGS 2425 and MAC 2313; Corequisite - MAP 2302 and one of: EEL 3105, MAS 3114 or MAS 4105
EEL 3135 Introduction to Signals and Systems 1. Catalog Description (3 credits) Continuous-time and discrete-time signal analysis including Fourier series and transforms; sampling; continuous-time and
More informationExperiment EB2: IC Multivibrator Circuits
EEE1026 Electronics II: Experiment Instruction Learning Outcomes Experiment EB2: IC Multivibrator Circuits LO1: Explain the principles and operation of amplifiers and switching circuits LO2: Analyze high
More informationThe University of Texas at Austin Dept. of Electrical and Computer Engineering Final Exam
The University of Texas at Austin Dept. of Electrical and Computer Engineering Final Exam Date: December 18, 2017 Course: EE 313 Evans Name: Last, First The exam is scheduled to last three hours. Open
More informationCHAPTER 6 DIGITAL INSTRUMENTS
CHAPTER 6 DIGITAL INSTRUMENTS 1 LECTURE CONTENTS 6.1 Logic Gates 6.2 Digital Instruments 6.3 Analog to Digital Converter 6.4 Electronic Counter 6.6 Digital Multimeters 2 6.1 Logic Gates 3 AND Gate The
More informationThe quality of the transmission signal The characteristics of the transmission medium. Some type of transmission medium is required for transmission:
Data Transmission The successful transmission of data depends upon two factors: The quality of the transmission signal The characteristics of the transmission medium Some type of transmission medium is
More informationSignal Characteristics
Data Transmission The successful transmission of data depends upon two factors:» The quality of the transmission signal» The characteristics of the transmission medium Some type of transmission medium
More information4. Digital Measurement of Electrical Quantities
4.1. Concept of Digital Systems Concept A digital system is a combination of devices designed for manipulating physical quantities or information represented in digital from, i.e. they can take only discrete
More informationExperiments #6. Convolution and Linear Time Invariant Systems
Experiments #6 Convolution and Linear Time Invariant Systems 1) Introduction: In this lab we will explain how to use computer programs to perform a convolution operation on continuous time systems and
More informationProcess Components. Process component
What are PROCESS COMPONENTS? Input Transducer Process component Output Transducer The input transducer circuits are connected to PROCESS COMPONENTS. These components control the action of the OUTPUT components
More informationy(n)= Aa n u(n)+bu(n) b m sin(2πmt)= b 1 sin(2πt)+b 2 sin(4πt)+b 3 sin(6πt)+ m=1 x(t)= x = 2 ( b b b b
Exam 1 February 3, 006 Each subquestion is worth 10 points. 1. Consider a periodic sawtooth waveform x(t) with period T 0 = 1 sec shown below: (c) x(n)= u(n). In this case, show that the output has the
More informationCourse Outline Cover Page
College of Micronesia FSM P.O. Box 159 Kolonia, Pohnpei Course Outline Cover Page Digital Electronics I VEE 135 Course Title Department and Number Course Description: This course provides the students
More informationUniversity of California at Berkeley Donald A. Glaser Physics 111A Instrumentation Laboratory
Published on Instrumentation LAB (http://instrumentationlab.berkeley.edu) Home > Lab Assignments > Digital Labs > Digital Circuits II Digital Circuits II Submitted by Nate.Physics on Tue, 07/08/2014-13:57
More informationChapter 2 Signal Conditioning, Propagation, and Conversion
09/0 PHY 4330 Instrumentation I Chapter Signal Conditioning, Propagation, and Conversion. Amplification (Review of Op-amps) Reference: D. A. Bell, Operational Amplifiers Applications, Troubleshooting,
More informationDEPARTMENT OF ELECTRICAL ENGINEERING LAB WORK EE301 ELECTRONIC CIRCUITS
DEPARTMENT OF ELECTRICAL ENGINEERING LAB WORK EE301 ELECTRONIC CIRCUITS EXPERIMENT : 4 TITLE : 555 TIMERS OUTCOME : Upon completion of this unit, the student should be able to: 1. gain experience with
More informationDFT: Discrete Fourier Transform & Linear Signal Processing
DFT: Discrete Fourier Transform & Linear Signal Processing 2 nd Year Electronics Lab IMPERIAL COLLEGE LONDON Table of Contents Equipment... 2 Aims... 2 Objectives... 2 Recommended Textbooks... 3 Recommended
More informationFUNDAMENTALS OF SIGNALS AND SYSTEMS
FUNDAMENTALS OF SIGNALS AND SYSTEMS LIMITED WARRANTY AND DISCLAIMER OF LIABILITY THE CD-ROM THAT ACCOMPANIES THE BOOK MAY BE USED ON A SINGLE PC ONLY. THE LICENSE DOES NOT PERMIT THE USE ON A NETWORK (OF
More informationB.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics
B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics Sr. No. Date TITLE To From Marks Sign 1 To verify the application of op-amp as an Inverting Amplifier 2 To
More informationSignals and Systems Using MATLAB
Signals and Systems Using MATLAB Second Edition Luis F. Chaparro Department of Electrical and Computer Engineering University of Pittsburgh Pittsburgh, PA, USA AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK
More informationOBJECTIVE The purpose of this exercise is to design and build a pulse generator.
ELEC 4 Experiment 8 Pulse Generators OBJECTIVE The purpose of this exercise is to design and build a pulse generator. EQUIPMENT AND PARTS REQUIRED Protoboard LM555 Timer, AR resistors, rated 5%, /4 W,
More informationModule 5. DC to AC Converters. Version 2 EE IIT, Kharagpur 1
Module 5 DC to AC Converters Version 2 EE IIT, Kharagpur 1 Lesson 37 Sine PWM and its Realization Version 2 EE IIT, Kharagpur 2 After completion of this lesson, the reader shall be able to: 1. Explain
More informationBrief Introduction to Signals & Systems. Phani Chavali
Brief Introduction to Signals & Systems Phani Chavali Outline Signals & Systems Continuous and discrete time signals Properties of Systems Input- Output relation : Convolution Frequency domain representation
More informationFinal Exam. EE313 Signals and Systems. Fall 1999, Prof. Brian L. Evans, Unique No
Final Exam EE313 Signals and Systems Fall 1999, Prof. Brian L. Evans, Unique No. 14510 December 11, 1999 The exam is scheduled to last 50 minutes. Open books and open notes. You may refer to your homework
More informationLecture 7 Frequency Modulation
Lecture 7 Frequency Modulation Fundamentals of Digital Signal Processing Spring, 2012 Wei-Ta Chu 2012/3/15 1 Time-Frequency Spectrum We have seen that a wide range of interesting waveforms can be synthesized
More information16.30 Learning Objectives and Practice Problems - - Lectures 16 through 20
16.30 Learning Objectives and Practice Problems - - Lectures 16 through 20 IV. Lectures 16-20 IVA : Sampling, Aliasing, and Reconstruction JVV 9.5, Lecture Notes on Shannon - Understand the mathematical
More informationLab 2 Revisited Exercise
Lab 2 Revisited Exercise +15V 100k 1K 2N2222 Wire up led display Note the ground leads LED orientation 6.091 IAP 2008 Lecture 3 1 Comparator, Oscillator +5 +15 1k 2 V- 7 6 Vin 3 V+ 4 V o Notice that power
More informationINTEGRATED CIRCUITS AND APPLICATIONS LAB MANUAL
INTEGRATED CIRCUITS AND APPLICATIONS LAB MANUAL V SEMESTER Department of Electronics and communication Engineering Government Engineering College, Dahod-389151 http://www.gecdahod.ac.in/ L A B M A N U
More informationEELE 201 Circuits I. Fall 2013 (4 Credits)
EELE 201 Circuits I Instructor: Fall 2013 (4 Credits) Jim Becker 535 Cobleigh Hall 994-5988 Office hours: Monday 2:30-3:30 pm and Wednesday 3:30-4:30 pm or by appointment EMAIL: For EELE 201-related questions,
More informationENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS
ENGINEERING TRIPOS PART II A ELECTRICAL AND INFORMATION ENGINEERING TEACHING LABORATORY EXPERIMENT 3B2-B DIGITAL INTEGRATED CIRCUITS OBJECTIVES : 1. To interpret data sheets supplied by the manufacturers
More informationElectrical and Telecommunication Engineering Technology NEW YORK CITY COLLEGE OF TECHNOLOGY THE CITY UNIVERSITY OF NEW YORK
NEW YORK CITY COLLEGE OF TECHNOLOGY THE CITY UNIVERSITY OF NEW YORK DEPARTMENT: Electrical and Telecommunication Engineering Technology SUBJECT CODE AND TITLE: DESCRIPTION: REQUIRED TCET 4202 Advanced
More informationII Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing
Class Subject Code Subject II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing 1.CONTENT LIST: Introduction to Unit I - Signals and Systems 2. SKILLS ADDRESSED: Listening 3. OBJECTIVE
More information(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters
FIR Filter Design Chapter Intended Learning Outcomes: (i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters (ii) Ability to design linear-phase FIR filters according
More informationHIGH LOW Astable multivibrators HIGH LOW 1:1
1. Multivibrators A multivibrator circuit oscillates between a HIGH state and a LOW state producing a continuous output. Astable multivibrators generally have an even 50% duty cycle, that is that 50% of
More informationECE : Circuits and Systems II
ECE 202-001: Circuits and Systems II Spring 2019 Instructor: Bingsen Wang Classroom: NRB 221 Office: ERC C133 Lecture hours: MWF 8:00 8:50 am Tel: 517/355-0911 Office hours: M,W 3:00-4:30 pm Email: bingsen@egr.msu.edu
More informationEE 215 Semester Project SPECTRAL ANALYSIS USING FOURIER TRANSFORM
EE 215 Semester Project SPECTRAL ANALYSIS USING FOURIER TRANSFORM Department of Electrical and Computer Engineering Missouri University of Science and Technology Page 1 Table of Contents Introduction...Page
More informationModule 3 : Sampling and Reconstruction Problem Set 3
Module 3 : Sampling and Reconstruction Problem Set 3 Problem 1 Shown in figure below is a system in which the sampling signal is an impulse train with alternating sign. The sampling signal p(t), the Fourier
More informationConcepts to be Reviewed
Introductory Medical Device Prototyping Analog Circuits Part 3 Operational Amplifiers, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Concepts to be Reviewed Operational
More informationApplication of Fourier Transform in Signal Processing
1 Application of Fourier Transform in Signal Processing Lina Sun,Derong You,Daoyun Qi Information Engineering College, Yantai University of Technology, Shandong, China Abstract: Fourier transform is a
More informationDIGITAL SIGNAL PROCESSING (Date of document: 6 th May 2014)
Course Code : EEEB363 DIGITAL SIGNAL PROCESSING (Date of document: 6 th May 2014) Course Status : Core for BEEE and BEPE Level : Degree Semester Taught : 6 Credit : 3 Co-requisites : Signals and Systems
More informationMultivibrators. Department of Electrical & Electronics Engineering, Amrita School of Engineering
Multivibrators Multivibrators Multivibrator is an electronic circuit that generates square, rectangular, pulse waveforms. Also called as nonlinear oscillators or function generators. Multivibrator is basically
More informationLecture 2: SIGNALS. 1 st semester By: Elham Sunbu
Lecture 2: SIGNALS 1 st semester 1439-2017 1 By: Elham Sunbu OUTLINE Signals and the classification of signals Sine wave Time and frequency domains Composite signals Signal bandwidth Digital signal Signal
More informationINTRODUCTION DIGITAL SIGNAL PROCESSING
INTRODUCTION TO DIGITAL SIGNAL PROCESSING by Dr. James Hahn Adjunct Professor Washington University St. Louis 1/22/11 11:28 AM INTRODUCTION Purpose/objective of the course: To provide sufficient background
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More information(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters
FIR Filter Design Chapter Intended Learning Outcomes: (i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters (ii) Ability to design linear-phase FIR filters according
More informationPolice Siren Circuit using NE555 Timer
Police Siren Circuit using NE555 Timer Multivibrator: Multivibrator discover their own space in lots of applications as they are among the most broadly used circuits. The application can be anyone either
More informationElectronic Instrumentation
5V 1 1 1 2 9 10 7 CL CLK LD TE PE CO 15 + 6 5 4 3 P4 P3 P2 P1 Q4 Q3 Q2 Q1 11 12 13 14 2-14161 Electronic Instrumentation Experiment 7 Digital Logic Devices and the 555 Timer Part A: Basic Logic Gates Part
More informationNumber system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished
Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As
More informationPulse Code Modulation (PCM)
Project Title: e-laboratories for Physics and Engineering Education Tempus Project: contract # 517102-TEMPUS-1-2011-1-SE-TEMPUS-JPCR 1. Experiment Category: Electrical Engineering >> Communications 2.
More informationLab 6: Building a Function Generator
ECE 212 Spring 2010 Circuit Analysis II Names: Lab 6: Building a Function Generator Objectives In this lab exercise you will build a function generator capable of generating square, triangle, and sine
More informationECE 2111 Signals and Systems Spring 2012, UMD Experiment 9: Sampling
ECE 2111 Signals and Systems Spring 2012, UMD Experiment 9: Sampling Objective: In this experiment the properties and limitations of the sampling theorem are investigated. A specific sampling circuit will
More informationDigital Logic Circuits
Digital Logic Circuits Let s look at the essential features of digital logic circuits, which are at the heart of digital computers. Learning Objectives Understand the concepts of analog and digital signals
More informationDepartment of Electronics & Communication Engineering LAB MANUAL SUBJECT: DIGITAL COMMUNICATION LABORATORY [ECE324] (Branch: ECE)
Department of Electronics & Communication Engineering LAB MANUAL SUBJECT: DIGITAL COMMUNICATION LABORATORY [ECE324] B.Tech Year 3 rd, Semester - 5 th (Branch: ECE) Version: 01 st August 2018 The LNM Institute
More informationECE 429 / 529 Digital Signal Processing
ECE 429 / 529 Course Policy & Syllabus R. N. Strickland SYLLABUS ECE 429 / 529 Digital Signal Processing SPRING 2009 I. Introduction DSP is concerned with the digital representation of signals and the
More informationANALOG TO DIGITAL CONVERTER
Final Project ANALOG TO DIGITAL CONVERTER As preparation for the laboratory, examine the final circuit diagram at the end of these notes and write a brief plan for the project, including a list of the
More informationDigital Fundamentals 8/25/2016. Summary. Summary. Floyd. Chapter 1. Analog Quantities
8/25/206 Digital Fundamentals Tenth Edition Floyd Chapter Analog Quantities Most natural quantities that we see are analog and vary continuously. Analog systems can generally handle higher power than digital
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationDEPARTMENT OF ELECTRONIC ENGINEERING PRACTICAL MANUAL CONTROL SYSTEMS 3 CSYS 302
Name: Student number: Mark: DEPARTMENT OF ELECTRONIC ENGINEERING PRACTICAL MANUAL CONTROL SYSTEMS 3 (Process Instrumentation and Mechatronics) CSYS 30 Latest Revision: Semester 1-016 1 INTRODUCTION The
More informationDISCRETE DIFFERENTIAL AMPLIFIER
DISCRETE DIFFERENTIAL AMPLIFIER This differential amplifier was specially designed for use in my VK-1 audio oscillator and VK-2 distortion meter where the requirements of ultra-low distortion and ultra-low
More informationDiscrete-Time Signal Processing (DTSP) v14
EE 392 Laboratory 5-1 Discrete-Time Signal Processing (DTSP) v14 Safety - Voltages used here are less than 15 V and normally do not present a risk of shock. Objective: To study impulse response and the
More informationSIGMA-DELTA CONVERTER
SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many
More informationLecture 14: 555 Timers
Faculty of Engineering MEP382: Design of Applied Measurement Systems Lecture 14: 555 Timers 555 TIMER IC HISTORY The 555 timer IC was first introduced around 1971 by the Signetics Corporation as the SE555/NE555
More informationEE 422G - Signals and Systems Laboratory
EE 422G - Signals and Systems Laboratory Lab 3 FIR Filters Written by Kevin D. Donohue Department of Electrical and Computer Engineering University of Kentucky Lexington, KY 40506 September 19, 2015 Objectives:
More informationFundamentals of Microelectronics
Fundamentals of Microelectronics CH1 Why Microelectronics? CH2 Basic Physics of Semiconductors CH3 Diode Circuits CH4 Physics of Bipolar Transistors CH5 Bipolar Amplifiers CH6 Physics of MOS Transistors
More informationFall 2009 ElEn 256 Analog and Digital Signal Processing
Fall 2009 ElEn 256 Analog and Digital Signal Processing Professor: Gary Schwartz Prerequisite: ElEn 146 Office: C219 Co-requisite: none Office Ph: (250) 762-5445 ext 4376 Lecture: 3 hrs/week Email: gschwartz@okanagan.bc.ca
More informationLab 6: Exploring the Servomotor Controller Circuit
Lab 6: Exploring the Servomotor Controller Circuit By: Gary A. Ybarra Christopher E. Cramer Duke University Department of Electrical and Computer Engineering Durham, NC 1. Purpose: The purpose of this
More informationSignals. Continuous valued or discrete valued Can the signal take any value or only discrete values?
Signals Continuous time or discrete time Is the signal continuous or sampled in time? Continuous valued or discrete valued Can the signal take any value or only discrete values? Deterministic versus random
More informationCHAPTER 4: 555 TIMER. Dr. Wan Mahani Hafizah binti Wan Mahmud
CHAPTE 4: 555 TIME Dr. Wan Mahani Hafizah binti Wan Mahmud 555 TIME Introduction Pin configuration Basic architecture and operation Astable Operation Monostable Operation Timer in Triggering Circuits 555
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd Chapter 1 2009 Pearson Education, Upper 2008 Pearson Saddle River, Education NJ 07458. All Rights Reserved Objectives After completing this unit, you should be
More informationAssociate In Applied Science In Electronics Engineering Technology Expiration Date:
PROGRESS RECORD Study your lessons in the order listed below. Associate In Applied Science In Electronics Engineering Technology Expiration Date: 1 2330A Current and Voltage 2 2330B Controlling Current
More informationPROBLEM SET 6. Note: This version is preliminary in that it does not yet have instructions for uploading the MATLAB problems.
PROBLEM SET 6 Issued: 2/32/19 Due: 3/1/19 Reading: During the past week we discussed change of discrete-time sampling rate, introducing the techniques of decimation and interpolation, which is covered
More informationYEDITEPE UNIVERSITY ENGINEERING FACULTY COMMUNICATION SYSTEMS LABORATORY EE 354 COMMUNICATION SYSTEMS
YEDITEPE UNIVERSITY ENGINEERING FACULTY COMMUNICATION SYSTEMS LABORATORY EE 354 COMMUNICATION SYSTEMS EXPERIMENT 3: SAMPLING & TIME DIVISION MULTIPLEX (TDM) Objective: Experimental verification of the
More informationGUJARAT TECHNOLOGICAL UNIVERSITY
Type of course: Compulsory GUJARAT TECHNOLOGICAL UNIVERSITY SUBJECT NAME: Digital Signal Processing SUBJECT CODE: 2171003 B.E. 7 th SEMESTER Prerequisite: Higher Engineering Mathematics, Different Transforms
More informationANALOGUE AND DIGITAL COMMUNICATION
ANALOGUE AND DIGITAL COMMUNICATION Syed M. Zafi S. Shah Umair M. Qureshi Lecture xxx: Analogue to Digital Conversion Topics Pulse Modulation Systems Advantages & Disadvantages Pulse Code Modulation Pulse
More informationDiscrete-time Signals & Systems
Discrete-time Signals & Systems S Wongsa Dept. of Control Systems and Instrumentation Engineering, KMU JAN, 2010 1 Overview Signals & Systems Continuous & Discrete ime Sampling Sampling in Frequency Domain
More informationLecture Schedule: Week Date Lecture Title
http://elec3004.org Sampling & More 2014 School of Information Technology and Electrical Engineering at The University of Queensland Lecture Schedule: Week Date Lecture Title 1 2-Mar Introduction 3-Mar
More informationASTABLE MULTIVIBRATOR
555 TIMER ASTABLE MULTIIBRATOR MONOSTABLE MULTIIBRATOR 555 TIMER PHYSICS (LAB MANUAL) PHYSICS (LAB MANUAL) 555 TIMER Introduction The 555 timer is an integrated circuit (chip) implementing a variety of
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More informationSignal Processing for Speech Applications - Part 2-1. Signal Processing For Speech Applications - Part 2
Signal Processing for Speech Applications - Part 2-1 Signal Processing For Speech Applications - Part 2 May 14, 2013 Signal Processing for Speech Applications - Part 2-2 References Huang et al., Chapter
More informationDEPARTMENT OF PHYSICS PHYS*2040 W'09. Fundamental Electronics and Sensors. Lecturer: Dr. Ralf Gellert MacN 450 Ext
DEPARTMENT OF PHYSICS PHYS*2040 W'09 Fundamental Electronics and Sensors Lecturer: Dr. Ralf Gellert MacN 450 Ext. 53992 ralf@physics.uoguelph.ca Lab Instructor: Andrew Tersigni MacN 023 Ext. 58342 andrew@physics.uoguelph.ca
More informationFunction Generator Op-amp Summing Circuits Pulse Width Modulation LM311 Comparator
Function Generator Op-amp Summing Circuits Pulse Width Modulation LM311 Comparator Objective ECE3204 D2015 Lab 3 The main purpose of this lab is to gain familiarity with use of the op-amp in a non-linear
More informationAdvanced Audiovisual Processing Expected Background
Advanced Audiovisual Processing Expected Background As an advanced module, we will not cover introductory topics in lecture. You are expected to already be proficient with all of the following topics,
More informationOutline. Discrete time signals. Impulse sampling z-transform Frequency response Stability INF4420. Jørgen Andreas Michaelsen Spring / 37 2 / 37
INF4420 Discrete time signals Jørgen Andreas Michaelsen Spring 2013 1 / 37 Outline Impulse sampling z-transform Frequency response Stability Spring 2013 Discrete time signals 2 2 / 37 Introduction More
More informationProject (02) Dc 2 AC Inverter
Project (02) Dc 2 AC Inverter By: Dr. Ahmed ElShafee 1 12v DC to 220v AC Converter Circuit Using Astable Multivibrator Inverter circuits can either use thyristors as switching devices or transistors. Normally
More informationB.Tech III Year II Semester (R13) Regular & Supplementary Examinations May/June 2017 DIGITAL SIGNAL PROCESSING (Common to ECE and EIE)
Code: 13A04602 R13 B.Tech III Year II Semester (R13) Regular & Supplementary Examinations May/June 2017 (Common to ECE and EIE) PART A (Compulsory Question) 1 Answer the following: (10 X 02 = 20 Marks)
More informationElectronics Design Laboratory Lecture #4. ECEN 2270 Electronics Design Laboratory
Electronics Design Laboratory Lecture #4 Electronics Design Laboratory 1 Part A Experiment 2 Robot DC Motor Measure DC motor characteristics Develop a Spice circuit model for the DC motor and determine
More informationChapter Two. Fundamentals of Data and Signals. Data Communications and Computer Networks: A Business User's Approach Seventh Edition
Chapter Two Fundamentals of Data and Signals Data Communications and Computer Networks: A Business User's Approach Seventh Edition After reading this chapter, you should be able to: Distinguish between
More informationLABORATORY EXPERIMENT. Infrared Transmitter/Receiver
LABORATORY EXPERIMENT Infrared Transmitter/Receiver (Note to Teaching Assistant: The week before this experiment is performed, place students into groups of two and assign each group a specific frequency
More informationChapter 3 Data Transmission
Chapter 3 Data Transmission COSC 3213 Instructor: U.T. Nguyen 1 9/27/2007 3:21 PM Terminology (1) Transmitter Receiver Medium Guided medium e.g. twisted pair, optical fiber Unguided medium e.g. air, water,
More informationChapter 3 Data and Signals 3.1
Chapter 3 Data and Signals 3.1 Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Note To be transmitted, data must be transformed to electromagnetic signals. 3.2
More informationChapter 7. Introduction. Analog Signal and Discrete Time Series. Sampling, Digital Devices, and Data Acquisition
Chapter 7 Sampling, Digital Devices, and Data Acquisition Material from Theory and Design for Mechanical Measurements; Figliola, Third Edition Introduction Integrating analog electrical transducers with
More informationENGR 210 Lab 12: Analog to Digital Conversion
ENGR 210 Lab 12: Analog to Digital Conversion In this lab you will investigate the operation and quantization effects of an A/D and D/A converter. A. BACKGROUND 1. LED Displays We have been using LEDs
More information145M Final Exam Solutions page 1 May 11, 2010 S. Derenzo R/2. Vref. Address encoder logic. Exclusive OR. Digital output (8 bits) V 1 2 R/2
UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Department 145M Microcomputer Interfacing Lab Final Exam Solutions May 11, 2010 1.1 Handshaking steps: When
More informationSignals and Systems. Lecture 13 Wednesday 6 th December 2017 DR TANIA STATHAKI
Signals and Systems Lecture 13 Wednesday 6 th December 2017 DR TANIA STATHAKI READER (ASSOCIATE PROFFESOR) IN SIGNAL PROCESSING IMPERIAL COLLEGE LONDON Continuous time versus discrete time Continuous time
More informationEE 470 BIOMEDICAL SIGNALS AND SYSTEMS. Active Learning Exercises Part 2
EE 47 BIOMEDICAL SIGNALS AND SYSTEMS Active Learning Exercises Part 2 29. For the system whose block diagram presentation given please determine: The differential equation 2 y(t) The characteristic polynomial
More informationDue date: Sunday, November 8 (midnight) Reading: HH sections , (pgs , )
Logic Gates Due date: Sunday, November 8 (midnight) Reading: HH sections 8.0 8., 8.0 8. (pgs. 7 9, 7 ) The next few labs will deal with digital logic. In practice, you will probably find these circuits
More informationPositive and Negative Logic
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 4 Lecture Title:
More informationELEC3242 Communications Engineering Laboratory Amplitude Modulation (AM)
ELEC3242 Communications Engineering Laboratory 1 ---- Amplitude Modulation (AM) 1. Objectives 1.1 Through this the laboratory experiment, you will investigate demodulation of an amplitude modulated (AM)
More information