Design Rules for Silicon Photonic Packaging at Tyndall Institute
|
|
- Francis Reeves
- 5 years ago
- Views:
Transcription
1 Design Rules for Silicon Photonic Packaging at Tyndall Institute January 2015
2 About Tyndall Institute Established with a mission to support industry and academia in driving research to market, Tyndall National Institute is one of Europe s leading research centers in Information and Communications Technology (ICT) research and development, and the largest research facility of its type in Ireland. Hosting the only full CMOS, Micro-Electronic-Mechanical Systems (MEMS) and III-V Wafer Semiconductor fabrication facilities and services in Ireland, Tyndall is capable of prototyping new product opportunities for its target industries - electronics, medical devices, energy and communications. Tyndall is a globally leading Institute in its four core research areas of Photonics, Microsystems, Micro/Nanoelectronics and Theory Modeling & Design. About IPIC (Irish Photonic Integration Centre) The Irish Photonic Integration Centre ( is a new 30million research centre funded Science Foundation Ireland (SFI). IPIC brings together over 100 researchers from four institutes across Ireland to develop new light-enabled technologies. Targeting the ICT and medical devices sectors, IPIC is working with 18 industry partners to develop the next generation of highly-compact and miniaturized photonic technologies. The Centre s work is focused on revolutionizing the speed of data transfer through faster more energy efficient devices and delivering new smart medical devices for improved diagnosis and treatment of disease. Photonics Packaging Group The Photonics Packaging Group at Tyndall is involved in a wide range of international academic and industry projects, with a special focus on packaging and integration for silicon photonics. The group has extensive design, packaging, testing and reliability-testing facilities. Key capabilities include; optical, mechanical, thermal and electrical design, fibre-coupling (single-fibre and fibrearrays), flip-chip integration of both photonic and electronic devices, jetting of micro solder spheres, active alignment of micro-optical benches, high-speed testing, reliability-lifetime-failure analysis of packaged photonic devices.
3 Contents 1.0 Introduction Page Optical Packaging Page Grating Couplers Page Edge Couplers Page Electrical Packaging Page DC Interconnection Page RF Interconnection Page Thermal Management Page Custom Packaging Solutions Page Solder-Ball-Bump & Flip-chip of electronic ICs onto PICs Page Micro-Optical Bench (MOB) Page Flip-chip fiber to grating-coupler packaging Page Flip-chip of VCSELs onto PICs Page Contact Page 10
4 1.0 Introduction Photonics packaging covers the optical-, electronic- and thermal-coupling of photonics integrated circuits (PICs) to the outside world. To ensure that your PICs can be packaged efficiently and reproducibly at Tyndall, we have developed the following silicon photonics packaging design rules (PDRs). These design rules specify the acceptable dimensions and locations of optical and electronic input/output ports on the Si-PIC, with respect to the physical footprint of the PIC-die. Tyndall offers both standard and custom packaging services to users. Standard-packaging services are commercially available to industry and research partners, while custom-packaging services (Section 5) are typically offered in terms of a collaborative development project. Standard photonics packaging services available at Tyndall include: Optical-coupling of fibers-to-pic (Section 2) Electronic-coupling of PIC-to-PCB using wire-bonding (Section 3) Thermal modeling & characterization of packaged PICs (Section 4) To facilitate clear discussions with the user, we use a compass-coordinate system to unambiguously label each side of the PIC-die. We can provide packaging solutions to all standard PIC-dies, including the miniphotonic blocks from IMEC and CEA-Leti, provided the PDRs are followed. To facilitate low-cost packaging for the user, we have developed a generic Tyndall-PCB that allows for optical-coupling to/from the West-side and East-side of the PIC-die, 2 10 DC electronic connections on the North-side and South-side of the PIC-die, and includes an integrated thermistor for feedback to an optional thermo-electric controller (TEC). To use the Tyndall-PCB, please ensure that your PIC-die has a footprint between 9.0mm 5.5mm and 5.0mm 3.0mm. Figure 1 (a) Compass coordinate system used to unambiguously label the four sides of the PIC-die. (b) Schematic of the Tyndall- PCB showing the 2 10 DC connections and West/East fiber access. (c) A planar fiber-array single-side coupled to a Si-PIC mounted on the Tyndall-PCB. Note the TEC between the PCB and the mechanical aluminum mount. Page 1
5 2.0 Optical Packaging Tyndall works to offer a flexible range of optical-coupling solutions to their users. We can package single-fiber or fiber-arrays; single-mode fibers (SMFs) or polarization maintaining fibers (PMFs); and work with either grating-coupler or edge-coupler schemes. The more relaxed optical alignment tolerances of grating-couplers, compared to edge-couplers, often makes them the preferred choice for optically-packaging PICs. However, for optical-packaging of edge-emitting laser-chips, or opticallybroadband / polarization-agnostic PICs, edge-coupling can be the better choice. Whatever their choice, the user must carefully follow the following PDRs, to ensure that their Si-PIC can be optically-packaged. 2.1 Grating Couplers For fiber-array to grating-array coupling, Tyndall can package using either a planar geometry, or pigtail geometry - see Figure 2(b) & 2(c). We recommend using the planar geometry whenever possible (especially for single-fiber coupling), because it offers better mechanical stability, and significantly reduces the bulk of the packaged unit. In both planar and pigtail geometries, it is important to ensure that the optical-mode is incident on the grating-coupler at the correct angle-of-incidence (AOI) for optimum coupling-efficiency at the target-wavelength of the Si-PIC design. We offer single-fibers and pigtail fiber-arrays with AOI = 8deg or 10deg geometries, and planar fiber-arrays with AOI = 10deg. Figure 2 (a) Regardless of the coupling geometry being used, grating-arrays should be centered with respect to the PIC-die. (b) A simple schematic of the pigtail fibre-coupling geometry. (c) A simple schematic of the planar fibre-coupling geometry. Page 2
6 For standard-packaging services, Tyndall uses active optical-feedback to align fibers to grating-couplers. In order to package a fiber-array to grating-coupler array, the user must ensure the following: All grating-couplers are arranged in a straight line, parallel to the edge of the PIC-die The grating-coupler array(s) should be centered with respect to the PIC see Figure 2(a) The first and last grating-couplers in the array form an optical shunt see Figure 3(c) The pitch of the grating-coupler array (P G) matches the fiber diameters see Figure 3(c) As a result of the optical shunt, if a user requires N fiber-channels for PIC operation, then they must include N+2 grating-couplers in their grating-coupler array. For packaging with the planar geometry, Tyndall can only accommodate single-mode fiber-arrays, and requires P G = 250µm. For packaging with the pigtail geometry, Tyndall can accommodate both single-mode and polarization-maintaining fiberarrays, and can work with P G = 250µm or 127µm. To ensure a stable mechanical- and optical-connection, there must be sufficient contact area between the fibers and PIC-die during the application of the UV-cured epoxy-bond - see Figure 3(a) & 3(b). We strongly recommend that single grating-couplers and grating-coupler arrays be located 1.0mm from the edge of the PIC-die, and we require that they be no closer than 0.5mm from edge of the PIC-die. Figure 3 (a) Side-view of a pigtail fiber-array being coupled to a Si-PIC, showing the effect of over-shadowing from the endcap, which creates a large exclusion zone for electronic connections. (b) Side-view of a planar fiber-array being coupled to a Si-PIC, showing the area needed for epoxy-bonding, and where epoxy may flow onto the PIC surface. (c) Schematic of a gratingcoupler array designed for coupling to a fiber-array. The pitch of the grating-coupler array must match the dimensions of the fibers, and the first and last channels must be reserved for optical alignment during packaging. The schematic also shows a plan view of the exclusion zones for electrical connections, depending on the whether planar of pigtail geometry is used. Page 3
7 The area bounded by (i) the North-South line on which the grating-coupler(s) lie, and (ii) the nearest edge of the PIC-die is an exclusion zone for electronic bond-pads, because it is liable to be covered by bonding-epoxy see Figure 3(c). For fiber-arrays in the pigtail geometry, over-shadowing from the polished end-caps extends this exclusion-zone by 1.4mm towards the center of the PIC-die see Figure 3(a). For fiber-arrays in the planar geometry, this exclusion-zone extends by 0.5mm, to allow for epoxyflow - see Figure 3(b). No electronic bond-pads should be located in the exclusion zone, but integrated PIC components that are not negatively affected by the presence of epoxy can still be added. 2.2 Edge Couplers The alignment tolerances for edge-coupling are more stringent than for grating-coupling. This reduces the flexibility and variety of packaging solutions that Tyndall can provide. For single-fiber edge-coupling to a laser-chip, we offer an f = 10µm lensed-fiber, mounted in a metallic ferrule, locked into the optimum alignment position by means of laser-welding (to a Kovar Butterfly-package). For single-fiber edge-coupling to a PIC, Tyndall offers two options: Optical-packaging with a lensed fiber to an inverted-taper on the PIC Optical-packaging with a flat fiber to a 10µm mode-converter on the PIC We do not provide a PIC-die polishing service, and we do not provide post-processing to add modeconverter structures. It is the responsibility of the user to ensure that their edge-coupler structure is sufficiently close to the edge of the PIC-die to allow for fiber access. Tyndall does not yet offer fiberarray edge-coupling packaging, as part of our standard-packaging services. Page 4
8 3.0 Electrical Packaging Electronic connections between the Si-PIC and PCB are made by wire-bonding. To ensure reproducible and high-quality wire-bonding, the location and pitch of the bond-pads on the PIC must be controlled. Tyndall requires that optical- and electronic-coupling not be made from the same side of the PIC-die. By default, bond-pads are located along the North- and South-side edges of the PIC-die. If it is not being used for optical-coupling, then bond-pads can also be placed along the East-side edge of the PIC-die. When a Si-PIC design calls for DC and RF electrical-connections, we recommend locating all DC bondpads along one edge of the PIC-die (i.e. along the North-side), and all RF bond-pads along the other edge (i.e. along the South-side). Regardless of type, bond-pad array should be centered with respect to the PIC see Figure 4(a) and be located just 100µm from the edge of the PIC-die - see Figure 4(b). This condition ensures that the wire-bonds are drawn down to the PCB bond-pads with an optimum turnradius that maximizes the mechanical stability of the wire-bond. 3.1 DC Interconnection DC bond-pads on the Si-PIC should be 100µm 100µm, and be separated by a pitch of P DC = 200µm. We recommend against staggering bond-pads on the PIC, because it increases the likelihood of shorting between adjacent wire-bonds. We will accommodate staggered bond-pads, if necessary, but please allow for additional delivery times/costs, as well as potentially lower yields - see Figure 4(d). Users wanting to avail of the Tyndall-PCB should set P DC = um in their designs see Figure 4(b). 3.2 RF Interconnection RF bond-pads on the Si-PIC should also be 100µm 100µm in size, but should be separated by a pitch (P RF) that closely matches the pitch of the RF lines on the connecting interposer/pcb (P PCB). This ensures that the parallel series of wire-bonds can be drawn between the PIC and the PCB, reducing induction effects and the likelihood of shorting to adjacent wire-bonds. The minimum P PCB for RF lines on the Rogers-layer of a PCB is typically 300µm, and so we recommend P RF = 300µm. However, this is only a recommendation - it is the responsibility of the user to ensure that that P RF = P PCB for their RF interposer/pcb. To avoid the crossing of wire-bonds, users must ensure that the order of RF bond-pads on the PIC coincides with the order of the RF lines on the PCB. Typical layouts for co-planar high-speed single-end and differential RF lines on the Rogers layer of a PCB are as follows: Single-End RF Ground / Signal / Ground Differential RF Ground / Signal(+) / Ground / Signal(-) / Ground To minimize noise and induction effects, the user should ensure that the RF bond-pads on the PIC coincide with the type of RF lines arriving from the PCB see Figure 4(c). Page 5
9 Page 6 Figure 4 (a) Bond-pads for electronic-coupling must be located along the North- and South-sides of the PIC-die, and centered with respect to the PIC-die. (b) The critical dimensions and locations of the DC and RF bond-pads on the PIC with respect to the edge of the PIC-die. (c) An example of a good match between P RF and P PCB ensuring straight wire-bonds with a low-risk of shorting. (d) An example of staggered bond-pads on the PIC demonstrating a high risk of shorting.
10 4.0 Thermal Management The thermal behavior of a packaged Si-PIC can impact the performance, stability, and life-time of the device. Tyndall uses a combination of thermal modeling and temperature measurements to characterize the thermal behavior of a packaged PIC. We can also advise users on the need/benefit of using a thermo-electric controller (TEC) in their packed system. 4.1 Thermal Modeling Tyndall uses COMSOL modeling to understand the transient and steady-state temperatures and thermal-gradients in packaged Si-PICs see Figure 5. The fidelity of this modeling is tested (and refined) using feedback from time-resolved temperature measurements of the PIC, PCB, and housing of the packaged module. The results of our modeling can help users fine-tune the design of the temperaturesensitive integrated-components in their PIC (such as micro-ring resonators), to ensure optimum performance in the packaged module. The COMSOL modeling also helps users determine if a TEC is needed to keep their packed PIC design within its nominal operating limits. 4.2 Thermal Design If thermal modeling of the Si-PIC shows that the temperature of key integrated-components could exceed some operational threshold, or if it takes too long for the PIC to stabilize at its steady-state temperature after turn-on, then adding a TEC to the packaged system can improve the PIC performance. Tyndall can carry-out performance testing of a PICs stabilized by TECs operating in free-running mode, and with PID control. For these TEC tests, we recommend that users take advantage of the standard Tyndall-PCB, because it is designed from the ground up to accommodate a TEC, and includes an integrated thermistor for temperature-feedback. Figure 5 (a) Meshing the physical layout of an electronic-ic on a Si-PIC, mounted onto a Peltier-cooler for TEC, for a COMSOL simulation. (b) Results of a COMSOL simulation showing the thermal gradients in a packaged electronic-ic flip-chipped onto a Si-PIC. (c) Image of single-fiber edge-coupled to Silicon Photonic device with a custom-package for thermal control. Page7
11 5.0 Custom Packaging Services Tyndall is constantly working to develop technology that improves the efficiency and lowers the cost of optical- and electronic-packaging. These advanced photonics packaging solutions may not yet be mature enough to offer commercially as standard services, but we are open to offering them to companies and research partners, in terms of collaborative development projects. 5.1 Solder-Ball-Bump & Flip-chip of electronic ICs onto PICs For high-speed RF photonic devices, the physical length of the electrical connections between the electronic-ic (EIC) and PIC should be minimized. Tyndall offers direct EIC-to-PIC bonding, using a PacTech solder-ball-bumper (SB2), and a FineTech flip-chip system. The SB2 can rapidly apply 50µm solder-balls to an extended 2D array of Au-finished bond-pads on the PIC, which are then aligned with respect to their corresponding bond-pads on the EIC, using the flip-chip system see Figure 6. The EIC and PIC are then brought into contact, and electrically- and mechanically-bonded together by solder reflow at 250 C. For solder-ball-bump & flip-chip packaging, the bond-pads on the PIC and EIC should both be 50µm 50µm in size, and be separated by a pitch of 100µm. To ensure good adhesion of the solder ball to the bond-pad, the Au-thickness on the pads should be at least 500nm. Figure 6 (a) For solder-ball-bump & flip-chipping of EICs onto PICs, the bond-pads should be 50µm 50µm in size, with a pitch of 100µm. (b) An image of flip-chip integration of an electronic-ic on a Silicon Photonic device using solder spheres. (c) An image of fully packaged photonic system a TEC-cooled Si-PIC onto which an electronic-ic has been flip-chip-integrated, using solder spheres, all mounted in a custom RF PCB. Page 8
12 5.2 Micro-Optical Bench for Laser Integration Tyndall has developed a micro-optical bench system that consists of a laser-chip (or SOA), a micro-lens and a microprism, all mounted on a ceramic base that can be mounted on top of a Si-PIC. Light from the laser-chip is collected and collimated by the micro-lens and then directed by the microprism down towards the PIC with AOI = 10deg, where it can be aligned onto a grating-coupler. The physical dimensions of the micro-optical bench are 1.4mm 1.1mm 0.55mm. The micro-bench has applications for launching light into Si-PICs for sensing and optical-encoding, and also for creating a tunable laser-source, using optical feedback from the PIC. 5.3 Flip-chip fiber to grating-coupler packaging Active optical alignment of fibers to gratingcouplers is a relatively slow process, involving significant input/control from a human operator. Tyndall has recently developed a method of passively aligning fiber-arrays to grating-coupler arrays, using a flip-chip technique. This procedure is faster and more reproducible than active optical alignment, and has an average performance penalty of just 0.5dB with respect to active alignment. We are working to reduce this performance penalty even further, with the aim of making high-throughput passive alignment of fiberarrays a reality. 5.4 Flip-chip of VCSELs onto PICs Hybrid integration of III-V laser sources onto Si-PICs is important for developing active PICs. Tyndall can accurately align single VCSELs onto SOI grating-couplers, using its FineTech flip-chip system. We have developed a low-cost technology that enables us to introduce a tilt in the VCSEL mounting, to ensure the laser-mode is incident on the grating-coupler with the correct AOI for optimum coupling efficiency. We are currently working to further increase the coupling efficiency of light from the VCSEL into the Si-PIC, by customizing the grating-couplers to better match the modeprofile of the VCSEL. Page 9
13 6.0 Contact The goal of the packaging design rules in this document is to help users better access the photonic packaging solutions provided by Tyndall. By following our design-rules, and adopting our designsuggestions, users can significantly reduce the time and cost of packaging their Si-PICs at Tyndall. If you need clarification or further information about the photonics packaging services available at Tyndall, then please contact Lee Carroll or Peter O Brien: Dr. Lee Carroll Photonics Packaging Group Tyndall National Institute Lee Maltings Complex Cork, Ireland. Lab: Mob: lee.carroll@tyndall.ie Dr. Peter O Brien (Head of Group) Photonics Packaging Group Tyndall National Institute Lee Maltings Complex Cork, Ireland. Lab: Mob: peter.obrien@tyndall.ie Page 10
Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI
Lecture: Integration of silicon photonics with electronics Prepared by Jean-Marc FEDELI CEA-LETI Context The goal is to give optical functionalities to electronics integrated circuit (EIC) The objectives
More informationWinter College on Optics: Fundamentals of Photonics - Theory, Devices and Applications February 2014
2572-10 Winter College on Optics: Fundamentals of Photonics - Theory, Devices and Applications 10-21 February 2014 Photonic packaging and integration technologies II Sonia M. García Blanco University of
More informationOpportunities and challenges of silicon photonics based System-In-Package
Opportunities and challenges of silicon photonics based System-In-Package ECTC 2014 Panel session : Emerging Technologies and Market Trends of Silicon Photonics Speaker : Stéphane Bernabé (Leti Photonics
More informationB. Flip-Chip Technology
B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve
More informationIST IP NOBEL "Next generation Optical network for Broadband European Leadership"
DBR Tunable Lasers A variation of the DFB laser is the distributed Bragg reflector (DBR) laser. It operates in a similar manner except that the grating, instead of being etched into the gain medium, is
More informationSpecifications subject to change Packaging
VCSEL Standard Product Packaging Options All standard products are represented in the table below. The Part Number for a standard product is determined by replacing the x in the column Generic Part Number
More informationDesign Rules per November Figure 1. Generic Package G5-rev 2.0
General Design Rules G5 rev 2.0 Generic Test Package Design Rules per November 2017 Receiver Public Author I.C. (Elvis) Wan Tech Authorization V. Docter Admin Authorization P. Kat Reference G5-rev1_0-design
More information64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array
64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array 69 64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array Roland Jäger and Christian Jung We have designed and fabricated
More informationIndex. Cambridge University Press Silicon Photonics Design Lukas Chrostowski and Michael Hochberg. Index.
absorption, 69 active tuning, 234 alignment, 394 396 apodization, 164 applications, 7 automated optical probe station, 389 397 avalanche detector, 268 back reflection, 164 band structures, 30 bandwidth
More informationIEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS 2010 Silicon Photonic Circuits: On-CMOS Integration, Fiber Optical Coupling, and Packaging Christophe Kopp, St ephane Bernab e, Badhise Ben Bakir,
More informationHybrid Integration Technology of Silicon Optical Waveguide and Electronic Circuit
Hybrid Integration Technology of Silicon Optical Waveguide and Electronic Circuit Daisuke Shimura Kyoko Kotani Hiroyuki Takahashi Hideaki Okayama Hiroki Yaegashi Due to the proliferation of broadband services
More informationChip Scale Package Fiber Optic Transceiver Integration for Harsh Environments
Chip Scale Package Fiber Optic Transceiver Integration for Harsh Environments Chuck Tabbert and Charlie Kuznia Ultra Communications, Inc. 990 Park Center Drive, Suite H Vista, CA, USA, 92081 ctabbert@
More information- no emitters/amplifiers available. - complex process - no CMOS-compatible
Advantages of photonic integrated circuits (PICs) in Microwave Photonics (MWP): compactness low-power consumption, stability flexibility possibility of aggregating optics and electronics functionalities
More information4-Channel Optical Parallel Transceiver. Using 3-D Polymer Waveguide
4-Channel Optical Parallel Transceiver Using 3-D Polymer Waveguide 1 Description Fujitsu Component Limited, in cooperation with Fujitsu Laboratories Ltd., has developed a new bi-directional 4-channel optical
More informationSilicon Photonics Technology Platform To Advance The Development Of Optical Interconnects
Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects By Mieke Van Bavel, science editor, imec, Belgium; Joris Van Campenhout, imec, Belgium; Wim Bogaerts, imec s associated
More informationLow Thermal Resistance Flip-Chip Bonding of 850nm 2-D VCSEL Arrays Capable of 10 Gbit/s/ch Operation
Low Thermal Resistance Flip-Chip Bonding of 85nm -D VCSEL Arrays Capable of 1 Gbit/s/ch Operation Hendrik Roscher In 3, our well established technology of flip-chip mounted -D 85 nm backside-emitting VCSEL
More informationPitch Reducing Optical Fiber Array Two-Dimensional (2D)
PROFA Pitch Reducing Optical Fiber Array Two-Dimensional (2D) Pitch Reducing Optical Fiber Arrays (PROFAs) provide low loss coupling between standard optical fibers and photonic integrated circuits. Unlike
More informationWavelength Stabilization of HPDL Array Fast-Axis Collimation Optic with integrated VHG
Wavelength Stabilization of HPDL Array Fast-Axis Collimation Optic with integrated VHG C. Schnitzler a, S. Hambuecker a, O. Ruebenach a, V. Sinhoff a, G. Steckman b, L. West b, C. Wessling c, D. Hoffmann
More informationEnd-of-line Standard Substrates For the Characterization of organic
FRAUNHOFER INSTITUTe FoR Photonic Microsystems IPMS End-of-line Standard Substrates For the Characterization of organic semiconductor Materials Over the last few years, organic electronics have become
More informationConvergence Challenges of Photonics with Electronics
Convergence Challenges of Photonics with Electronics Edward Palen, Ph.D., P.E. PalenSolutions - Optoelectronic Packaging Consulting www.palensolutions.com palensolutions@earthlink.net 415-850-8166 October
More informationIntegration of Optoelectronic and RF Devices for Applications in Optical Interconnect and Wireless Communication
Integration of Optoelectronic and RF Devices for Applications in Optical Interconnect and Wireless Communication Zhaoran (Rena) Huang Assistant Professor Department of Electrical, Computer and System Engineering
More informationMEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016
MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 A*STAR S IME KICKS OFF CONSORTIA TO DEVELOP ADVANCED PACKAGING SOLUTIONS FOR NEXT-GENERATION INTERNET OF THINGS APPLICATIONS AND HIGH-PERFORMANCE WIRELESS
More informationSilicon Interposers enable high performance capacitors
Interposers between ICs and package substrates that contain thin film capacitors have been used previously in order to improve circuit performance. However, with the interconnect inductance due to wire
More informationA tunable Si CMOS photonic multiplexer/de-multiplexer
A tunable Si CMOS photonic multiplexer/de-multiplexer OPTICS EXPRESS Published : 25 Feb 2010 MinJae Jung M.I.C.S Content 1. Introduction 2. CMOS photonic 1x4 Si ring multiplexer Principle of add/drop filter
More informationSilicon nitride based TriPleX Photonic Integrated Circuits for sensing applications
Silicon nitride based TriPleX Photonic Integrated Circuits for sensing applications Arne Leinse a.leinse@lionix-int.com 2 Our chips drive your business 2 What are Photonic ICs (PICs)? Photonic Integrated
More informationHeinrich-Hertz-Institut Berlin
NOVEMBER 24-26, ECOLE POLYTECHNIQUE, PALAISEAU OPTICAL COUPLING OF SOI WAVEGUIDES AND III-V PHOTODETECTORS Ludwig Moerl Heinrich-Hertz-Institut Berlin Photonic Components Dept. Institute for Telecommunications,,
More informationApplication Bulletin 240
Application Bulletin 240 Design Consideration CUSTOM CAPABILITIES Standard PC board fabrication flexibility allows for various component orientations, mounting features, and interconnect schemes. The starting
More informationPOSSUM TM Die Design as a Low Cost 3D Packaging Alternative
POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration
More informationFrequency Noise Reduction of Integrated Laser Source with On-Chip Optical Feedback
MITSUBISHI ELECTRIC RESEARCH LABORATORIES http://www.merl.com Frequency Noise Reduction of Integrated Laser Source with On-Chip Optical Feedback Song, B.; Kojima, K.; Pina, S.; Koike-Akino, T.; Wang, B.;
More informationSilicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap
Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap Peter De Dobbelaere Luxtera Inc. 09/19/2016 Luxtera Proprietary www.luxtera.com Luxtera Company Introduction $100B+ Shift
More informationPhotonic Crystal Fiber Interfacing. In partnership with
Photonic Crystal Fiber Interfacing In partnership with Contents 4 Photonics Crystal Fibers 6 End-capping 8 PCF connectors With strong expertise in designing fiber lasers and fused fiber components, ALPhANOV,
More informationSilicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging
Silicon Photonics: A Platform for Integration, Wafer Level Assembly and Packaging M. Asghari Kotura Inc April 27 Contents: Who is Kotura Choice of waveguide technology Challenges and merits of Si photonics
More informationLUCEDA PHOTONICS DELIVERS A SILICON PHOTONICS IC SOLUTION IN TANNER L-EDIT
LUCEDA PHOTONICS DELIVERS A SILICON PHOTONICS IC SOLUTION IN TANNER L-EDIT WIM BOGAERTS, PIETER DUMON, AND MARTIN FIERS, LUCEDA PHOTONICS JEFF MILLER, MENTOR GRAPHICS A M S D E S I G N & V E R I F I C
More informationPARAMETER SYMBOL UNITS MIN TYP MAX TEST CONDITIONS Emission wavelength λ R nm 762,5 763,7 T=25 C, I TEC
Single Mode VCSEL 763nm TO5 & TEC Vertical Cavity Surface-Emitting Laser internal TEC and Thermistor Narrow linewidth > 2nm tunability with TEC High performance and reliability ELECTRO-OPTICAL CHARACTERISTICS
More informationA 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver
A 3.9 ns 8.9 mw 4 4 Silicon Photonic Switch Hybrid-Integrated with CMOS Driver A. Rylyakov, C. Schow, B. Lee, W. Green, J. Van Campenhout, M. Yang, F. Doany, S. Assefa, C. Jahnes, J. Kash, Y. Vlasov IBM
More informationAssembly and Experimental Characterization of Fiber Collimators for Low Loss Coupling
Assembly and Experimental Characterization of Fiber Collimators for Low Loss Coupling Ruby Raheem Dept. of Physics, Heriot Watt University, Edinburgh, Scotland EH14 4AS, UK ABSTRACT The repeatability of
More informationFlip-Chip for MM-Wave and Broadband Packaging
1 Flip-Chip for MM-Wave and Broadband Packaging Wolfgang Heinrich Ferdinand-Braun-Institut für Höchstfrequenztechnik (FBH) Berlin / Germany with contributions by F. J. Schmückle Motivation Growing markets
More informationLight source approach for silicon photonics transceivers September Fiber to the Chip
Light source approach for silicon photonics transceivers September 2014 Fiber to the Chip Silicon Photonics Silicon Photonics Technology: Silicon material system & processing techniques to manufacture
More informationPolymer Interconnects for Datacom and Sensing. Department of Engineering, University of Cambridge
Polymer Interconnects for Datacom and Sensing Richard Penty, Ian White, Nikos Bamiedakis, Ying Hao, Fendi Hashim Department of Engineering, University of Cambridge Outline Introduction and Motivation Material
More informationSilicon PIN Limiter Diodes V 5.0
5 Features Lower Insertion Loss and Noise Figure Higher Peak and Average Operating Power Various P1dB Compression Powers Lower Flat Leakage Power Reliable Silicon Nitride Passivation Description M/A-COM
More informationSilicon photonics with low loss and small polarization dependency. Timo Aalto VTT Technical Research Centre of Finland
Silicon photonics with low loss and small polarization dependency Timo Aalto VTT Technical Research Centre of Finland EPIC workshop in Tokyo, 9 th November 2017 VTT Technical Research Center of Finland
More informationIntegrated Photonics using the POET Optical InterposerTM Platform
Integrated Photonics using the POET Optical InterposerTM Platform Dr. Suresh Venkatesan CIOE Conference Shenzhen, China Sept. 5, 2018 POET Technologies Inc. TSXV: PUBLIC POET PTK.V Technologies Inc. PUBLIC
More informationPamidighantam V Ramana, Li Jing, Jayakrishnan Chandrappan, Lim Teck Guan, Zhang Jing, John Lau Hon Shing, Dim Lee Kwong, Optical design of a miniature semi-integrated tunable laser on a Silicon Optical
More informationPutting PICs in Products A Practical Guideline. Katarzyna Ławniczuk
Putting PICs in Products A Practical Guideline Katarzyna Ławniczuk k.lawniczuk@brightphotonics.eu Outline Product development considerations Selecting PIC technology Design flow and design tooling considerations
More informationSi photonics for the Zettabyte Era. Marco Romagnoli. CNIT & TeCIP - Scuola Superiore Sant Anna
Si photonics for the Zettabyte Era Marco Romagnoli CNIT & TeCIP - Scuola Superiore Sant Anna Semicon 2013 Dresden 8-10 October 2013 Zetabyte era Disaggregation at system level Integration at chip level
More informationA passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)
Title Author(s) Editor(s) A passive circuit based RF optimization methodology for wireless sensor network nodes Zheng, Liqiang; Mathewson, Alan; O'Flynn, Brendan; Hayes, Michael; Ó Mathúna, S. Cian Wu,
More informationAdvances in CO 2 -Laser Drilling of Glass Substrates
Available online at www.sciencedirect.com Physics Procedia 39 (2012 ) 548 555 LANE 2012 Advances in CO 2 -Laser Drilling of Glass Substrates Lars Brusberg,a, Marco Queisser b, Clemens Gentsch b, Henning
More informationSilicon photonics on 3 and 12 μm thick SOI for optical interconnects Timo Aalto VTT Technical Research Centre of Finland
Silicon photonics on 3 and 12 μm thick SOI for optical interconnects Timo Aalto VTT Technical Research Centre of Finland 5th International Symposium for Optical Interconnect in Data Centres in ECOC, Gothenburg,
More informationChapter 2. Literature Review
Chapter 2 Literature Review 2.1 Development of Electronic Packaging Electronic Packaging is to assemble an integrated circuit device with specific function and to connect with other electronic devices.
More informationApplication Notes: Discrete Amplification Photon Detector 5x5 Array Including Pre- Amplifiers Board
Application Notes: Discrete Amplification Photon Detector 5x5 Array Including Pre- Amplifiers Board March 2015 General Description The 5x5 Discrete Amplification Photon Detector (DAPD) array is delivered
More informationA novel tunable diode laser using volume holographic gratings
A novel tunable diode laser using volume holographic gratings Christophe Moser *, Lawrence Ho and Frank Havermeyer Ondax, Inc. 85 E. Duarte Road, Monrovia, CA 9116, USA ABSTRACT We have developed a self-aligned
More informationTrends in Optical Transceivers:
Trends in Optical Transceivers: Light sources for premises networks Peter Ronco Corning Optical Fiber Asst. Product Line Manager Premises Fibers January 24, 2006 Outline: Introduction: Transceivers and
More informationMicrophotonics Readiness for Commercial CMOS Manufacturing. Marco Romagnoli
Microphotonics Readiness for Commercial CMOS Manufacturing Marco Romagnoli MicroPhotonics Consortium meeting MIT, Cambridge October 15 th, 2012 Passive optical structures based on SOI technology Building
More informationInnovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow
Project Overview Innovative ultra-broadband ubiquitous Wireless communications through terahertz transceivers ibrow Mar-2017 Presentation outline Project key facts Motivation Project objectives Project
More information3 General Principles of Operation of the S7500 Laser
Application Note AN-2095 Controlling the S7500 CW Tunable Laser 1 Introduction This document explains the general principles of operation of Finisar s S7500 tunable laser. It provides a high-level description
More informationScalable Electro-optical Assembly Techniques for Silicon Photonics
Scalable Electro-optical Assembly Techniques for Silicon Photonics Bert Jan Offrein, Tymon Barwicz, Paul Fortier OIDA Workshop on Manufacturing Trends for Integrated Photonics Outline Broadband large channel
More informationExternal cavities for controling spatial and spectral properties of SC lasers. J.P. Huignard TH-TRT
External cavities for controling spatial and spectral properties of SC lasers. J.P. Huignard TH-TRT Bright Er - Partners. WP 3 : External cavities approaches for high brightness. - RISOE TUD Dk - Institut
More informationIntegrated electro-optical waveguide based devices with liquid crystals on a silicon backplane
Integrated electro-optical waveguide based devices with liquid crystals on a silicon backplane Florenta Costache Group manager Smart Micro-Optics SMO/AMS Fraunhofer Institute for Photonic Microsystems,
More informationA 24-Channel 300 Gb/s 8.2 pj/bit Full-Duplex Fiber-Coupled Optical Transceiver Module Based on a Single Holey CMOS IC
A 24-Channel 300 Gb/s 8.2 pj/bit Full-Duplex Fiber-Coupled Optical Transceiver Module Based on a Single Holey CMOS IC A. Rylyakov, C. Schow, F. Doany, B. Lee, C. Jahnes, Y. Kwark, C.Baks, D. Kuchta, J.
More informationLong-wavelength VCSELs ready to benefit 40/100-GbE modules
Long-wavelength VCSELs ready to benefit 40/100-GbE modules Process technology advances now enable long-wavelength VCSELs to demonstrate the reliability needed to fulfill their promise for high-speed module
More informationUSER MANUAL VarioS-Microscanner-Demonstrators
FRAUNHOFER INSTITUTE FOR PHOTONIC MICROSYSTEMS IPMS USER MANUAL VarioS-Microscanner-Demonstrators last revision : 2014-11-14 [Fb046.08] USER MANUAL.doc Introduction Thank you for purchasing a VarioS-microscanner-demonstrator
More informationMASW P. SURMOUNT PIN Diode Switch Element with Thermal Terminal. Features. Description. Ordering Information 2.
Features Specified Bandwidth: 45MHz 2.5GHz Useable 30MHz to 3.0GHz Low Loss 40dB High C.W. Incident Power, 50W at 500MHz High Input IP3, +66dBm @ 500MHz Unique Thermal Terminal for
More informationNEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL
NEXT GENERATION SILICON PHOTONICS FOR COMPUTING AND COMMUNICATION PHILIPPE ABSIL OUTLINE Introduction Platform Overview Device Library Overview What s Next? Conclusion OUTLINE Introduction Platform Overview
More informationCHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER
CHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER As we discussed in chapter 1, silicon photonics has received much attention in the last decade. The main reason is
More informationD6.3: Evaluation of the 2nd generation 2x2 PLATON optical interconnect router
ICT - Information and Communication Technologies Merging Plasmonics and Silicon Photonics Technology towards Tb/s routing in optical interconnects Collaborative Project Grant Agreement Number 249135 D6.3:
More informationBMC s heritage deformable mirror technology that uses hysteresis free electrostatic
Optical Modulator Technical Whitepaper MEMS Optical Modulator Technology Overview The BMC MEMS Optical Modulator, shown in Figure 1, was designed for use in free space optical communication systems. The
More informationAdvanced Packaging - Pulsed-laser Heating for Flip Chip Assembly
Page 1 of 5 Pulsed-laser Heating for Flip Chip Assembly A stress-free alternative By Thorsten Teutsch, Ph.D., Pac Tech USA, Elke Zakel, Ph.D., and Ghassem Azdasht, Pac Tech GmbH As flip chip applications
More informationSHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING
SHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING M Bartek 1, S M Sinaga 1, G Zilber 2, D Teomin 2, A Polyakov 1, J N Burghartz 1 1 Delft University of Technology, Lab of
More informationNovel laser power sensor improves process control
Novel laser power sensor improves process control A dramatic technological advancement from Coherent has yielded a completely new type of fast response power detector. The high response speed is particularly
More informationFitting Optical Interconnects to an Electrical World- Packaging and Reliability Issues of Arrayed Optoelectronic Modules Keith Goossen, University of
Fitting Optical Interconnects to an Electrical World- Packaging and Reliability Issues of Arrayed Optoelectronic Modules Keith Goossen, University of Delaware 1 OUTLINE 1. Technology a. Physical rack limitations
More informationSWTW 2000, June Assessing Pad Damage and Bond Integrity for Fine Pitch Probing
SWTW 2000, June 11-14 Assessing Pad Damage and Bond Integrity for Fine Pitch Probing Dean Gahagan, Pyramid Probe Division, Cascade Microtech & Lee Levine, Kulicke & Soffa Industries Challenges of die shrinks
More informationUp to 720 mw Fiber Bragg Grating Stabilized 980 nm Pump Modules. S30 Series
Up to 720 mw Fiber Bragg Grating Stabilized 980 nm Pump Modules S30 Series www.lumentum.com Data Sheet The Lumentum S30 Series pump laser module leverages a revolutionary design and lean manufacturing
More informationGrating-Stabilized Diode Laser (for 1064nm)
Grating-Stabilized Diode Laser (for 1064nm), July 2011 This documentation describes the assembly of a tunable laser under the Littrow configuration, using a diffraction grating as the wavelength-selective
More informationGrating-Stabilized Diode Laser (for 1064nm)
Grating-Stabilized Diode Laser (for 1064nm), July 2011 This documentation describes the assembly of a tunable laser under the Littrow configuration, using a diffraction grating as the wavelength-selective
More informationMicromachined Integrated Optics for Free-Space Interconnections
Micromachined Integrated Optics for Free-Space Interconnections L. Y. Lin, S. S. Lee, M C. Wu, and K S. J. Pister Electrical Engineering Dept., University of California, Los Angeles, CA 90024, U. S. A.
More informationVixar High Power Array Technology
Vixar High Power Array Technology I. Introduction VCSELs arrays emitting power ranging from 50mW to 10W have emerged as an important technology for applications within the consumer, industrial, automotive
More informationMA4L Series. Silicon PIN Limiters RoHS Compliant. M/A-COM Products Rev. V12. Features. Chip Outline. Description. Applications
Features Low Insertion Loss and Noise Figure High Peak and Average Operating Power Various P1dB Compression Powers Low Flat Leakage Power Proven Reliable, Silicon Nitride Passivation Chip Outline A Square
More informationRedefining Measurement ID101 OEM Visible Photon Counter
Redefining Measurement ID OEM Visible Photon Counter Miniature Photon Counter for OEM Applications Intended for large-volume OEM applications, the ID is the smallest, most reliable and most efficient single-photon
More informationIntroduction and concepts Types of devices
ECE 6323 Introduction and concepts Types of devices Passive splitters, combiners, couplers Wavelength-based devices for DWDM Modulator/demodulator (amplitude and phase), compensator (dispersion) Others:
More information2007-Novel structures of a MEMS-based pressure sensor
C-(No.16 font) put by office 2007-Novel structures of a MEMS-based pressure sensor Chang-Sin Park(*1), Young-Soo Choi(*1), Dong-Weon Lee (*2) and Bo-Seon Kang(*2) (1*) Department of Mechanical Engineering,
More informationOptoelectronics Packaging Research at UIC. Peter Borgesen, Ph.D. Project Manager
Optoelectronics Packaging Research at UIC Peter Borgesen, Ph.D. Project Manager Abstract The present document offers a brief overview of ongoing research into photonic packaging issues within the SMT Laboratory
More informationIntegrated photonic circuit in silicon on insulator for Fourier domain optical coherence tomography
Integrated photonic circuit in silicon on insulator for Fourier domain optical coherence tomography Günay Yurtsever *,a, Pieter Dumon a, Wim Bogaerts a, Roel Baets a a Ghent University IMEC, Photonics
More informationHigh brightness semiconductor lasers M.L. Osowski, W. Hu, R.M. Lammert, T. Liu, Y. Ma, S.W. Oh, C. Panja, P.T. Rudy, T. Stakelon and J.E.
QPC Lasers, Inc. 2007 SPIE Photonics West Paper: Mon Jan 22, 2007, 1:20 pm, LASE Conference 6456, Session 3 High brightness semiconductor lasers M.L. Osowski, W. Hu, R.M. Lammert, T. Liu, Y. Ma, S.W. Oh,
More information160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects
160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects Fuad Doany, Clint Schow, Jeff Kash C. Baks, D. Kuchta, L. Schares, & R. John IBM T. J. Watson Research Center doany@us.ibm.com
More informationESCC2006 European Supply Chain Convention
ESCC2006 European Supply Chain Convention PCB Paper 20 Laser Technology for cutting FPC s and PCB s Mark Hüske, Innovation Manager, LPKF Laser & Electronics AG, Germany Laser Technology for cutting FPCs
More informationCMP for More Than Moore
2009 Levitronix Conference on CMP Gerfried Zwicker Fraunhofer Institute for Silicon Technology ISIT Itzehoe, Germany gerfried.zwicker@isit.fraunhofer.de Contents Moore s Law and More Than Moore Comparison:
More informationTGP GHz 180 Phase Shifter. Primary Applications. Product Description. Measured Performance
Amplitude Error (db) S21 (db) 10.0 9.0 8.0 7.0 6.0 5.0 4.0 3.0 2.0 1.0 Measured Performance 0.0 140 30 31 32 33 34 35 36 37 38 39 40 0-1 -2-3 -4-5 State 0-6 State 1-7 -8-9 -10 30 31 32 33 34 35 36 37 38
More informationPROGRAMMABLE PHOTONIC ICS:
PROGRAMMABLE PHOTONIC ICS: MAKING OPTICAL DEVICES MORE VERSATILE Wim Bogaerts PIC International 9-10 April 2018 1 (SILICON) PICS TODAY Rapidly growing integration O(1000) components on a chip photonics
More informationUp to 340 mw Fiber Bragg Grating Stabilized 980 nm Pump Modules. S26 Series
Up to 340 mw Fiber Bragg Grating Stabilized 980 nm Pump Modules S26 Series www.lumentum.com Data Sheet The Lumentum S26 Series pump laser module uses a revolutionary design and lean manufacturing processes
More information3550 Aberdeen Ave SE, Kirtland AFB, NM 87117, USA ABSTRACT 1. INTRODUCTION
Beam Combination of Multiple Vertical External Cavity Surface Emitting Lasers via Volume Bragg Gratings Chunte A. Lu* a, William P. Roach a, Genesh Balakrishnan b, Alexander R. Albrecht b, Jerome V. Moloney
More informationUp to 460 mw Fiber Bragg Grating Stabilized 980 nm Pump Modules. S27 Series
Up to 460 mw Fiber Bragg Grating Stabilized 980 nm Pump Modules S27 Series www.lumentum.com Data Sheet The Lumentum S27 Series of 980 nm pump laser modules uses a number of revolutionary design steps and
More informationFlexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)
Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract) by Tom Strothmann, *Damien Pricolo, **Seung Wook Yoon, **Yaojian Lin STATS ChipPAC Inc.1711 W Greentree Drive Tempe,
More informationChapter 1 Introduction
Chapter 1 Introduction 1-1 Preface Telecommunication lasers have evolved substantially since the introduction of the early AlGaAs-based semiconductor lasers in the late 1970s suitable for transmitting
More informationAn Example Design using the Analog Photonics Component Library. 3/21/2017 Benjamin Moss
An Example Design using the Analog Photonics Component Library 3/21/2017 Benjamin Moss Component Library Elements Passive Library Elements: Component Current specs 1 Edge Couplers (Si)
More informationHigh-power semiconductor lasers for applications requiring GHz linewidth source
High-power semiconductor lasers for applications requiring GHz linewidth source Ivan Divliansky* a, Vadim Smirnov b, George Venus a, Alex Gourevitch a, Leonid Glebov a a CREOL/The College of Optics and
More informationMMIC/RFIC Packaging Challenges Webcast (July 28, AM PST 12PM EST)
MMIC/RFIC Packaging Challenges Webcast ( 9AM PST 12PM EST) Board Package Chip HEESOO LEE Agilent EEsof 3DEM Technical Lead 1 Agenda 1. MMIC/RFIC packaging challenges 2. Design techniques and solutions
More informationResearch in Support of the Die / Package Interface
Research in Support of the Die / Package Interface Introduction As the microelectronics industry continues to scale down CMOS in accordance with Moore s Law and the ITRS roadmap, the minimum feature size
More informationMAAP Power Amplifier, 15 W GHz Rev. V1. Features. Functional Schematic. Description. Pin Configuration 2. Ordering Information
Features 15 W Power Amplifier 42 dbm Saturated Pulsed Output Power 17 db Large Signal Gain P SAT >40% Power Added Efficiency Dual Sided Bias Architecture On Chip Bias Circuit 100% On-Wafer DC, RF and Output
More informationSilicon Photonics for Mid-Board Optical Modules Marc Epitaux
Silicon Photonics for Mid-Board Optical Modules Marc Epitaux Chief Architect at Samtec, Inc Outline Interconnect Solutions Mid-Board Optical Modules Silicon Photonics o Benefits o Challenges DragonFly
More informationProduct Bulletin. Temperature Tunable 10 mw WDM Laser for Direct Modulation in Links up to 180 km CQF413/608 Series
Product Bulletin 13/608-19 927 70 Temperature Tunable 10 mw WDM Laser for Direct Modulation in Links up to 180 km CQF413/608 Series The CQF413/608 is a 2 channel tunable (100 GHz ITU grid) directly modulated
More information