DAC & ADC Testing Fundamental
|
|
- Laurence Paul
- 6 years ago
- Views:
Transcription
1 DAC & ADC Testing Fundamental
2 Outline Specifications of DAC Specifications of ADC Test methodology Static specification Histogram method Transfer (and compare) method Dynamic specification FFT Polynomial Fitting 2
3 Resolution and Accuracy Analog signal input A/D Digital codes output Digital codes input D/A Resolution is a design parameter rather than a performance specification. It only indicates what the theoretical accuracy can be, it does not imply accuracy to a given level Accuracy is used to describe how close a converter comes to meeting its theoretical resolution Accuracy in a converter is limited by Theoretical quantization noise Non-linearity in the transfer function Additional sources of noise in the converter circuitry Analog signal output 3
4 Introduction of DAC Characteristic curve Analog Output 7 Δ 6 Δ 5 Δ 4 Δ 3 Δ 2 Δ 1 Δ 0 A out = V F. S. n i= 1 D 2 i i, where D i is input code Digital Code 4
5 FSR and LSB Size FSR (Full Scale Range) The maximum extremes of output signal for a DAC Current or voltage Devices whose output does not cross through 0 are called unipolar, while those with ± output polarities are bipolar Ideal FSR = Specified by Specs. Actual FSR = Measure Output[ Full LSB (Least Significant Bit) size Scale] Measure Output[ Zero Scale] Ideal LSB is calculated from the specified FSR When testing, an LSB is an expected average value based on the actual length of the transfer curve 5
6 General Specifications of DAC Static specifications Offset error Gain error Differential non-linearity (DNL) Integral non-linearity (INL) Monotonicity Dynamic specifications Settling time Maximum conversion rate Rising/Falling Time Clock Feedthrough Power Supply Rejection Ratio (PSRR) 6
7 Specifications of Special DAC For current output DAC Compliance test For video DAC Glitch Impulse test For high resolution DAC SNR/THD/SFDR test For multi-dacs Crosstalk/Match test 7
8 Offset Error Offset Error Difference between the ideal and actual DAC output values when the zero or null level digital input code is presented to the device Offset Analog Output Error 7 Δ 6 Δ 5 Δ 4 Δ 3 Δ 2 Δ 1 Δ 0 = Measured Zero Scale Output Ideal Zero Scale Output Caused by comparator input offset voltage or current Expressed in %FS or in fractional LSB Digital Code 8
9 Gain Error Analog Output 7 Δ 6 Δ 5 Δ 4 Δ 3 Δ 2 Δ 1 Δ 0 Difference between the measured output when full scale input code is presented and the ideal full scale output Gain Error = Measured Full Scale Output Offset Error Scale Factor Error Ideal Caused by errors in reference voltage, ladder resistor values, or amplifier gain, Digital Code FSR 9
10 Differential Non-Linearity (DNL) Analog Output (LSB) DNL is defined as the difference in the output voltage at a specific input as compared to the output at the previous input minus 1 device LSB DNL DNL i = = DNL 1 = 1LSB [ V () i - V ( i 1) ] real Sign LSB real 1, i = 0 DNL 5 = -0.5LSB K 2 n 1 n ( DNL ) Max( DNL ), i = 0 K 2 1 i i Digital Code 10
11 Integral Non-Linearity (INL) Analog Output (LSB) INL 1 = 1LSB INL 6 = -1LSB Digital Code The deviation of the actual converter output from a straight line drawn between the end points of the converter s inputoutput transfer function INL i = [ V () i - V ( i) ] V ( i) real LSB ideal = real LSB i, i n = 0 K 2 1 INL = Sign n ( INL ) Max( INL ), i = 0 K 2 1 i i 11
12 Monotonic Analog Output (LSB) Non-monotonic Digital Code A monotonic curve has no change in sign of the slope DNL 1 LSB Non monotonic Monotonic DNL < 1 LSB 12
13 Settling Time (I) Analog Output Full Scale Settling Band 50% 0 Settling Time T 1 T 2 Input code from 0 to full scale (dependent on devices) Output settles to within settling band, e.g. ± 0.5 LSB Settling time = T 2 -T 1 DAC speed = (Settling time) -1 Time 13
14 Settling Time (II) [Alternative definition] If slew rate not list in specification Settling time = Delay time + Slew time + Ring time Else Settling time = Ring time 14
15 Maximum Conversion Rate Analog Output Full Scale 0 0 Ramp code (0 to 2 n-1 to 0) test with maximun DAC operating frequency, e.g. 135MHz DAC Most likely the inverse of time required to change from zero scale to full scale output Maximum Conversion 2 n -1 0 Rate = 1 t settle Digital Code 15
16 Rise/Fall Time Analog Output Full Scale 90% Settling Value 10% 0 T 1 T 2 Rising Time Input code from 0 to full scale, Rising time = T 2 -T 1 Input code from full scale to 0, T 3 T 4 Falling Time Time Falling time = T 4 -T 3 16
17 Clock Feedthrough Analog Output Full Scale V pp_out A measurement of clock transition affects output value Input code = Full Scale Clock feedthrough = peak-to-peak value of V out, e.g., 2mV pp or V 20log V pp _ out FS _ out in db, e.g.-30db Time 17
18 PSRR Test ex. 100mV pp, 20KHz sine wave Input code A measurement of immunity of IC to power noise PSRR 1 : : 1 V V = V pp _ out FS _ out pp _ V V DD DD V DD DAC Vout: Full Scale ex. 5mV pp, like noise 18
19 Compliance Voltage Test Caused by the increasing of output voltage DAC V out I out F.S. Current 0.5 LSB Test setup Load x Compliance Voltage V out Code Full Scale DAC + - V out Current Meter, I Voltage Source,V 19
20 Glitch Caused by asynchronous switching Load Load Vout Vout 8I 4I 2I I 8I 4I 2I I Code 0111 Code 1000 Vout -8 Δ -7 Δ Time 20
21 Glitch Test Input code: 8 mv Vout Area1 011K1 100K0 4mv 2mv Area3 + 1 LSB Settling value 0 Area2-1 LSB -5mv 2ns 2ns 1.5ns Time Glitch impulse = 1 2 ( 2ns)( 6mV ) ( 2ns)( 3mV ) + ( 1.5ns)( 2mV ) = 2.5 pv sec Summation is used in DSP-based ATE
22 Frequency Domain Analysis Fundamental Vout: sine wave Digitizer digitized sine wave FFT Amplitude(dB) (a) (b) (c) Harmonic Noise (d) (e) (a) SFDR (spurious-free dynamic rang) (b) SNR (Signal to noise ratio) (c) SNDR (signal to noise and distortion ratio) (d) Dynamic range (e) Average noise level Frequency 22
23 THD and THD+N THD (Total Harmonic Distortion) A ratio of the sum of the amplitude at all harmonic frequencies to the one at the fundamental frequency In practice the sum is limited to seven or nine harmonic terms A negative quantity THD+N (Total Harmonic Distortion plus Noise) Combine the power of noise and the harmonic frequencies 23
24 Dynamic Range A measure of the capability of detecting small input signal Signal Power DynamicRan ge = Maximum Minimum Detectable Power For an audio DAC, it indicates the ability to reproduce low level signals It is calculated by inverting the polarity of the THD+N (-60dB input) and adding 60dB (unit : db) 24
25 SNR and SNDR SNDR (signal to noise and distortion ratio) A ratio of the amplitude at the fundamental frequency to the sum of the ones components at all other frequencies Include noise and distortion SNR (Signal to noise ratio) A subset of SNDR, in which the components for harmonic distortion are not included For an audio DAC, it can be measured with all input data set to zero (no fundamental and harmonic frequencies) (ref: EIAJ CD-DA Std.) 25
26 SNR/THD/SFDR Test Input code: digitized sine wave code V out : sine wave DAC Full Scale Digitized and FFT 26
27 Inter Modulation Distortion (IMD) A test for non-harmonic product terms that appear in a device signal due to undesired modulation of two frequency components of a signal The test is performed by putting a summed two sinusoid tone into a device and looking for frequency components in the sum and difference frequency Second IMD product terms are found at (f 1 ±f 2 ) 27
28 Crosstalk DAC1 V1out or DAC2 V2out V1out: Full Scale V Crosstalk= 20log V pp _ out FS _ out in db 28
29 Match DAC1 V1out DAC2 V2out V1out = V2out = Full Scale Match= V1 V1 FS _ out FS _ out V 2 + V 2 2 FS _ out FS _ out 29
30 Introduction of ADC Characteristic curve output code /8 2/8 3/8 4/8 5/8 6/8 7/8 (1lsb) (2lsb) (3lsb) (4lsb) (5lsb) (6lsb) (7lsb) F.S.(full scale) input level n Di A in = VF. S. + V i i=1 2 offset, where D i is output code 30
31 FSR and LSB Size FSR (Full Scale Range) The maximum extremes of output signal for a ADC Current or voltage Devices whose output does not cross through 0 are called unipolar while those with ±output polarities are bipolar LSB (Least Significant Bit) size Def.1: LSB Vin ( FST ) V in ( ZST ) = N FSR Def. 2 : LSB = N V in (FST) is the full scale transition point V in (ZST) is the zero scale transition point 31
32 Static Specifications of ADC Offset error Gain error Differential non-linearity (DNL) Integral non-linearity (INL) Missing codes Static noise Hystersis error 32
33 Offset Error The difference between the ideal zero point value and the calculated zero point value Offset Error = Vin = Vin ( Zero Scale) Vin( Ideal Offset Point) ( ZST ) 0.5 LSB if Ideal Offset Point 0 Device = Usually expressed as LSBs, volts or percentage of full-scale range (%FSR) 33
34 Gain Error output code /8 2/8 3/8 4/8 5/8 6/8 7/8 ideal real F.S.(full scale) input level Gain Error = FSR Device FSR ideal It is dominated by errors in the converter s reference voltage 34
35 Differential Non-Linearity (DNL) output code DNL i real width ideal width 0 1/8 2/8 3/8 4/8 5/8 6/8 7/8 input level ideal real F.S.(full scale) DNL is the difference between adjacent transition points in an actual ADC and an ideal one DNL DNL i = = real widthi ideal width ideal width Sign n ( DNL ) Max( DNL ), i = 0 K 2 1 i i i i = real widthi ideal width i n 1, i = 0 K
36 Integral Non-Linearity (INL) output code align INL 1 INL 2 INL 3 INL 4 INL 5 INL 6 0 1/8 2/8 3/8 4/8 5/8 6/8 7/8 F.S.(full scale) input level A measure of maximum deviation of the actual transition points in an A/D s transfer function from the ideal curve INL i INL n = INLi 1 + DNLi = DNLi, i = 0 K 2 1 = Sign n ( INL ) Max( INL ), i = 0 K 2 1 i i j= 1 i 36
37 Histogram test for DNL and INL Uses a linearly increasing or decreasing signal as the input to the ADC under test A 14 bit ADC ramp histogram 37
38 Missing Code Test output code Input Signal: Ramp Full Scale Clock Timing Test Steps: 1. Count the number of each code: n i 2. Check n i > n th 38
39 Static Noise Definition Input Output k A/D h ± ΔL Sampling Little concern in high-speed applications 39
40 Hysteresis Error Hysteresis Error in an ADC causes the voltage at which a code transition occurs to be dependent upon the direction from which the transition is approached It is usually caused by hysteresis in the comparator 40
41 Dynamic Specifications of ADC SNR and SNDR Total harmonic distortion (THD) Inter-modulation distortion (IMD) Spurious-free dynamic range (SFDR) Effective number of bits (ENOB) Dynamic Deviation 41
42 SNR and SINAD SNR is a ratio of the signal amplitude to the noise level When the harmonics are included, the S/N specification is referred to as the Signal-to-(Noise + Distortion) or SINAD Both signal-to-noise specifications exclude any DC offset from the noise component SNR = 6.02n ( db) where, n = number of bits of resolution 42
43 Total Harmonic Distortion (THD) THD relates the RMS sum of the amplitudes of the signal's harmonics to the amplitude of the signal THD 2 2 V f 2 + V f 3 + L = 2 V f 1 1/ 2 where V f1 is the amplitude of the fundamental and V fi is the amplitude of the i-th harmonic If the output of an ADC is fed to a perfect DAC V OUT = a + a 2 3 ( V ) + a ( V ) + a ( V ) + L 0 1 in 2 in 3 in ( cosωt) 1+ cos 2ω = 2 2 t ADCs produce harmonics of an input signal because an ADC is an inherently nonlinear device The THD will decrease if the transfer curve of the ADC more closely resembles a straight line 43
44 Inter-Modulation Distortion (IMD) IMD results when two frequency components in a signal interact through the non-linearities in the ADC to produce signals at additional frequencies An input signal with frequency components at 600Hz and 1kHz (left) suffers severe IMD after A/D conversion (right) 44
45 Dynamic Range and Spurious-Free Dynamic Range (SFDR) Dynamic range is defined as the ratio (usually in db) of the maximum signal size to the minimum signal size For an ideal ADC, it is 20log(2 bits -1) SFDR is the ratio of signal amplitude to amplitude of the highest harmonic or spurious noise component 45
46 Effective Number of Bits (ENOB) ENOB is a specification that is closely related to the SNR ENOB = SNR Some manufacturers define the ENOB using the SINAD instead of the SNR ENOB generally decreases at high frequencies The ENOB specification combines the effects of many of the other dynamic specifications Errors resulting from dynamic differential and integral non-linearity missing codes total harmonic distortion aperture jitter 46
47 Dynamic Deviation Definition Input Output k A/D h ± ΔL Sampling Be used to evaluate dynamic performance of ADC 47
48 Histogram Test A statistical number of samples of the input sinusoid are taken and stored as a record The frequency of code occurrence in the record is plotted as a function of code For an ideal ADC, the shape of the plot would be the PDF of a sine wave The PDF of a sine wave is given by P( V ) = π A 1 2 V A is the sine wave amplitude V is the input voltage 2 48
49 Histogram Test -- DNL Differential non-linearity Differential Non Linearity = actual P( nth code) 1 ideal P( nth code) actual P(nth code) is the measured probability of occurrence and ideal P(nth code) is the ideal probability of occurrence for code bin n The ideal probability of occurrence 1 P( n) = sin π 1 N 1 N 1 ( 2 ) ( ) 1 B n 1 2 B n A 2 N sin A 2 n is the code bin number B is the full-scale range of the ADC A is sine wave amplitude N is the number of ADC bits N 49
50 Histogram Test -- Input Frequency and Example The input and sample frequencies must be relatively independent In realistic, using an input frequency that has a large common divisor with the sample frequency, Ideally, the period of the greatest common divisor should be as long as the record length Example A 100,000-sample histogram for a 9.85MHz sine wave input All discontinuities are less than 1LSB 50
51 Histogram Test -- Examples Large differential non-linearities and numerous missed codes are apparent 51
52 Histogram Test -- Input Waveform Code Bin Code Bin Number of Occurence t 127 t Code Code Bin Code Bin Number of Occurence t 127 Sinusoidal waveform is easier to generate accurately and stably with most signal generator t Code 52
53 FFT Test -- Setup Basic principle Evaluation system 53
54 FFT Test -- Spectrum Interpretation Fundamental Non-linear Distortion from A/D C Quantization Error form A/D C or digitizer FFT Spectrum obtained from A/D C output Random Noise Uncertainty: Timing Jitter Phase Noise Aperature Error 54
55 FFT Test -- Example FFT plots for 0.85MHz data quantized by perfect (a) 10-bit and (b) 6-bit ADCs SNR = 6.02n (a) (b) 55
56 FFT Test -- Example (cont.) Distortion increases with increasing frequency FFT plots for the input frequencies of (a) 9.85MHz and (b) 0.95MHz (a) (b) 56
57 Case Study 3.3V 8bit 135MHz Video D/A C HI bit DAC 57
58 Test Circuit DPS1_GND DPS2_GND DPS1_P(3.3V) 10 μ 0.1μ DPS1_GND(0V) PMU2 MEASURE1_1?Ω VHFMEAS1_1?Ω?Ω Vcca Gnda Out Out 3.3V 135MHz 8bit D/A C D 7... D 0 Vddd Gndd Clk Vref Vcomp 0.1μ 10μ Digital Pins DPS2_P(3.3V) DPS2_GND(0V) Digital Pin 58
59 Linearity Test D/A C output for digital ramp code input DNL = lsb INL = lsb 59
60 Timing Test Settling, Rising, Falling time Rising time = 2.5ns Falling time = 3 ns Settling time = 20 ns with ±1lsb settling band 60
61 Clock Feed Through Test Impedance unmatching Clock feed through Vp-p = 25mV Clock feed through = db 61
62 Glitch Impulse Test ± 0.25 lsb Glitch impulse = 0.51 pvsec. Since this is a Segment D/A C 62
63 PSRR Test Vp-p = 7.33 mv Vout = 718mV Power supply modulated by 20KHz, 100mVp-p sine wave PSRR = %/%ΔVdd 63
64 SNR/THD/SFDR Test Input code: digitized sine wave code FFT Fin = Data rate x cycles / #points Fin/Fs = M cycles / 2 n SFDR: 62.11dB SNR: db THD: db 64
65 Compliance Voltage Test Compliance Voltage Test Output Current (ma) Output Voltage Full_I = 18.5 ma Compliance Voltage =1.7 V 65
66 Case Study 3.3V 10bit 30MHz A/D C AD bit ADC 66
67 Test Circuit DPS1_GND DPS2_GND DPS1(3V) 10 μ 0.1μ AGND AVDD 0.1μ DPS2(3V) 10 μ Digital Pins Digital Pin DPS1_GND DRVDD D0 : : D9 (MSB) DRGND DGND CLK 3.3V 10bit 30MHz A/D C VIN VRLS VRLF VRHF VRHS DVDD Source 1-1 Source 3-1 PMU1(0V) PMU2(2V) 0.1μ 10 μ DPS1(3V) 67
68 Linearity Test A/D C output for Triangle wave input Overflow Underflow 68
69 DNL Test Statistic Analysis DNL #148 69
70 INL Test INL 70
71 SNR/THD/ENOB Test 1MHz sine wave (with socket) FFT SNR : THD : SINAD : ENOB : #cycle = 69, #point =
72 SNR/THD/ENOB Test (cont d) 4.43MHz sine wave (with socket). FFT SNR : THD : SINAD : ENOB : #cycle = 303, #point =
73 SNR/THD/ENOB Test(cont d) 10MHz sine wave (with socket). FFT SNR : THD : SINAD : ENOB : #cycle = 683, #point =
74 Reference (1/2) Specifying A/D and D/A Converters, National Semiconductor Corp. Application Note (AN-156), February 1976 Scott Wayne, Getting the Most from High Resolution D/A Converter, Analog Devices Inc. Appliction Note (AN-313), 1983 The Fundamentals of Mixed Signal Testing, Soft Test Inc. Larry Gaddy and Hajima Kawai, Dynamic Performance Testing of Digital Audio D/A Converters, Burr-Brown Corp. Application Bulletin (AB-104), May 1997 Jim Williams, Component and Measurement Advances Ensure 16-Bit DAC Settling Time, Linear Technology Corp. Application Note 74, July 1998 Using the Analog to Digital Converter, Microchip Technology Inc. Application Note (AN- 546), 1994 Larry Gaddy, Selecting an A/D Converter, Burr-Brown Corp. Application Bulletin (AB- 098), April 1995 Mark Sauerwald, Designing with High-Speed Analog-to-Digital Converter, National Semiconductor Corp. Application Note (AD-01), May 1988 Leon G. Melkonian, Dynamic Specifications for Sampling A/D Converters, National Semiconductor Corp. Application Note (AN-769), May 1991 IEEE Standard for Performance Measurements of A/D and D/A Converters for PCM Television Video Circuits, ANSI/IEEE Standard
75 Reference (2/2) Dynamic Tests for A/D Converter Performance, Burr-Brown Corp. Application Bulletin (AB-072) Walt Kester, James Bryant, Grounding in High Speed Systems, Analog Devices Inc. William C. Rempfer, The Care and Feeding of High Performance ADCs: Get All the Bits You Paid For, Linear Technology Corp. Application Note (AN-71), July 1997 Bill Travis, EDN Hands-On Project: Demystifying ADCs, EDN, pp.26, March 27, 1997 Bill Travis, Remystifying ADCs EDN, October 9, 1997 David A. Johns and Ken Martin, Analog Integrated Circuit Design, John Wiely & Sons, Inc R. W. Stewart and E. Pfann, Oversampling and Sigma-Delta Strategies for Data Conversion, Electronics & Communication Engineering Journal, February 1998 Brian Black, Analog-to-Digital Converter Architectures and Choices for System Design, Analog Devices Inc. Analog Dialogue 33-8,
ADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationData Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation
Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationAD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data
FEATURES Ultra Low Power 90mW @ 0MSPS; 135mW @ 40MSPS; 190mW @ 65MSPS SNR = 66.5 dbc (to Nyquist); SFDR = 8 dbc @.4MHz Analog Input ENOB = 10.5 bits DNL=± 0.5 LSB Differential Input with 500MHz Full Power
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationThe Fundamentals of Mixed Signal Testing
The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationSerial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More informationData Converter Fundamentals
IsLab Analog Integrated Circuit Design Basic-25 Data Converter Fundamentals כ Kyungpook National University IsLab Analog Integrated Circuit Design Basic-1 A/D Converters in Signal Processing Signal Sources
More informationMSP430 Teaching Materials
MSP430 Teaching Materials Chapter 9 Data Acquisition A/D Conversion Introduction Texas Instruments t Incorporated University of Beira Interior (PT) Pedro Dinis Gaspar, António Espírito Santo, Bruno Ribeiro,
More informationThe need for Data Converters
The need for Data Converters ANALOG SIGNAL (Speech, Images, Sensors, Radar, etc.) PRE-PROCESSING (Filtering and analog to digital conversion) DIGITAL PROCESSOR (Microprocessor) POST-PROCESSING (Digital
More informationFUNCTIONAL BLOCK DIAGRAM DIGITAL VIDEO ENGINE
FEATURES CMOS DUAL CHANNEL 10bit 40MHz DAC LOW POWER DISSIPATION: 180mW(+3V) DIFFERENTIAL NONLINEARITY ERROR: 0.5LSB SIGNAL-to-NOISE RATIO: 59dB SPURIOUS-FREE DYNAMIC RANGE:69dB BUILD-IN DIGITAL ENGINE
More informationAcquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC
Application Report SBAA147A August 2006 Revised January 2008 A Glossary of Analog-to-Digital Specifications and Performance Characteristics Bonnie Baker... Data Acquisition Products ABSTRACT This glossary
More informationPRODUCT OVERVIEW REF FLASH ADC S/H BUFFER 24 +5V SUPPLY +12V/+15V SUPPLY. Figure 1. ADS-917 Functional Block Diagram
PRODUCT OVERVIEW The is a high-performance, 14-bit, 1MHz sampling A/D converter. This device samples input signals up to Nyquist frequencies with no missing codes. The features outstanding dynamic performance
More informationSerial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
Serial Input 8-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER FEATURES 8-BIT MONOLITHIC AUDIO D/A CONVERTER LOW MAX THD + N: 92dB Without External Adjust 00% PIN COMPATIBLE WITH INDUSTRY STD 6-BIT PCM56P
More informationTesting A/D Converters A Practical Approach
Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationDynamic Specifications for Sampling A D Converters
Dynamic Specifications for Sampling A D Converters 1 0 INTRODUCTION Traditionally analog-to-digital converters (ADCs) have been specified by their static characteristics such as integral and differential
More informationA 12 bit 125 MHz ADC USING DIRECT INTERPOLATION
A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION Dr R Allan Belcher University of Wales Swansea and Signal Conversion Ltd, 8 Bishops Grove, Swansea SA2 8BE Phone +44 973 553435 Fax +44 870 164 0107 E-Mail:
More informationThe Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! by Walt Kester
TUTORIAL The Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! INTRODUCTION by Walt Kester In the 1950s and 1960s, dc performance specifications such as integral nonlinearity,
More informationCDK bit, 25 MSPS 135mW A/D Converter
CDK1304 10-bit, 25 MSPS 135mW A/D Converter FEATURES n 25 MSPS converter n 135mW power dissipation n On-chip track-and-hold n Single +5V power supply n TTL/CMOS outputs n 5pF input capacitance n Tri-state
More informationAPPLICATION NOTE. Atmel AVR127: Understanding ADC Parameters. Atmel 8-bit Microcontroller. Features. Introduction
APPLICATION NOTE Atmel AVR127: Understanding ADC Parameters Atmel 8-bit Microcontroller Features Getting introduced to ADC concepts Understanding various ADC parameters Understanding the effect of ADC
More informationOBSOLETE. 16-Bit/18-Bit, 16 F S PCM Audio DACs AD1851/AD1861
a FEATURES 0 db SNR Fast Settling Permits 6 Oversampling V Output Optional Trim Allows Super-Linear Performance 5 V Operation 6-Pin Plastic DIP and SOIC Packages Pin-Compatible with AD856 & AD860 Audio
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationCMOS Sigma-Delta Modulator AD7720
a FEATURES 12.5 MHz Master Clock Frequency V to +2.5 V or 1.25 V Input Range Single Bit Output Stream 9 Dynamic Range Power Supplies: AVDD, DVDD: +5 V 5% On-Chip 2.5 V Voltage Reference 28-Lead TSSOP VIN(+)
More informationNew Features of IEEE Std Digitizing Waveform Recorders
New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories
More information5 V, 14-Bit Serial, 5 s ADC in SO-8 Package AD7894
a FEATURES Fast 14-Bit ADC with 5 s Conversion Time 8-Lead SOIC Package Single 5 V Supply Operation High Speed, Easy-to-Use, Serial Interface On-Chip Track/Hold Amplifier Selection of Input Ranges 10 V
More informationMaxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748 Keywords: ADC, INL, DNL, root-sum-square, DC performance, static performance, AC performance,
More informationSBAS303C DECEMBER 2003 REVISED MARCH 2004 SPECIFIED TEMPERATURE RANGE
PACKAGE/ORDERING INFORMATION (1) PRODUCT ADS5500 PACKAGE LEAD HTQFP-64(2) PowerPAD PACKAGE DESIGNATOR SPECIFIED TEMPERATURE RANGE PACKAGE MARKING PAP 40 C to +85 C ADS5500I ORDERING NUMBER TRANSPORT MEDIA,
More informationADC Resolution: Myth and Reality
ADC Resolution: Myth and Reality Mitch Ferguson, Applications Engineering Manager Class ID: CC19I Renesas Electronics America Inc. Mr. Mitch Ferguson Applications Engineering Manager Specializes support
More information5 V Integrated High Speed ADC/Quad DAC System AD7339
a FEATURES 8-Bit A/D Converter Two 8-Bit D/A Converters Two 8-Bit Serial D/A Converters Single +5 V Supply Operation On-Chip Reference Power-Down Mode 52-Lead PQFP Package 5 V Integrated High Speed ADC/Quad
More informationEnhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating
More information16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range
19-2755; Rev 1; 8/3 16-Bit, 135ksps, Single-Supply ADCs with General Description The 16-bit, low-power, successiveapproximation analog-to-digital converters (ADCs) feature automatic power-down, a factory-trimmed
More informationTUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)
Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 283 Maxim > Design Support > Technical Documents > Tutorials > High-Speed Signal Processing > APP
More information5 V, 12-Bit, Serial 220 ksps ADC in an 8-Lead Package AD7898 * REV. A
a FEATURES Fast 12-Bit ADC with 220 ksps Throughput Rate 8-Lead SOIC Single 5 V Supply Operation High Speed, Flexible, Serial Interface that Allows Interfacing to 3 V Processors On-Chip Track/Hold Amplifier
More informationLab.3. Tutorial : (draft) Introduction to CODECs
Lab.3. Tutorial : (draft) Introduction to CODECs Fig. Basic digital signal processing system Definition A codec is a device or computer program capable of encoding or decoding a digital data stream or
More informationEE247 Lecture 11. EECS 247 Lecture 11: Intro. to Data Converters & Performance Metrics 2009 H. K. Page 1. Typical Sampling Process C.T. S.D. D.T.
EE247 Lecture Data converters Sampling, aliasing, reconstruction Amplitude quantization Static converter error sources Offset Full-scale error Differential non-linearity (DNL) Integral non-linearity (INL)
More information400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference
19-1687; Rev 2; 12/10 EVALUATION KIT AVAILABLE General Description The 12-bit analog-to-digital converters (ADCs) combine a high-bandwidth track/hold (T/H), a serial interface with high conversion speed,
More informationSPT BIT, 30 MSPS, TTL, A/D CONVERTER
12-BIT, MSPS, TTL, A/D CONVERTER FEATURES Monolithic 12-Bit MSPS Converter 6 db SNR @ 3.58 MHz Input On-Chip Track/Hold Bipolar ±2.0 V Analog Input Low Power (1.1 W Typical) 5 pf Input Capacitance TTL
More informationADC1006S055/ General description. 2. Features. 3. Applications. Single 10 bits ADC, up to 55 MHz or 70 MHz
Rev. 03 2 July 2012 Product data sheet 1. General description The are a family of Bipolar CMOS (BiCMOS) 10-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular
More informationDual CMOS - Modulators AD7724
a FEATURES 13 MHz Master Clock Frequency V to +2.5 V or 1.25 V Input Range Single Bit Output Stream 9 Dynamic Range Power Supplies AVDD, DVDD: 5 V 5% DVDD1: 3 V 5% Logic Outputs 3 V/5 V Compatible On-Chip
More information16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range
19-2675; Rev 1; 1/3 16-Bit, 135ksps, Single-Supply ADCs with General Description The 16-bit, low-power, successive-approximation analog-to-digital converters (ADCs) feature automatic power-down, a factorytrimmed
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More information8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD7918/AD7928
8-Channel, MSPS, 8-/0-/2-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD798/AD7928 FEATURES Fast throughput rate: MSPS Specified for AVDD of 2.7 V to 5.25 V Low power 6.0 mw max at MSPS with 3 V supply
More informationTiny, 2.1mm x 1.6mm, 3Msps, Low-Power, Serial 12-Bit ADC
EVALUATION KIT AVAILABLE MAX1118 General Description The MAX1118 is a tiny (2.1mm x 1.6mm), 12-bit, compact, high-speed, low-power, successive approximation analog-to-digital converter (ADC). This high-performance
More information781/ /
781/329-47 781/461-3113 SPECIFICATIONS DC SPECIFICATIONS J Parameter Min Typ Max Units SAMPLING CHARACTERISTICS Acquisition Time 5 V Step to.1% 25 375 ns 5 V Step to.1% 2 35 ns Small Signal Bandwidth 15
More information8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD7918/AD7928
8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 20-Lead TSSOP AD7908/AD7918/AD7928 FEATURES Fast throughput rate: 1 MSPS Specified for AVDD of 2.7 V to 5.25 V Low power 6.0 mw max at 1 MSPS with
More informationADC1206S040/055/ General description. 2. Features. 3. Applications. Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz
Rev. 03 2 July 2012 Product data sheet 1. General description The are a family of BiCMOS 12-bit Analog-to-Digital Converters (ADC) optimized for a wide range of applications such as cellular infrastructures,
More informationThe Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing. Digital Processing
Data Converters The Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing ADC Digital Processing (Computer, DSP...) DAC Real World:
More informationAD9260. High Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate FUNCTIONAL BLOCK DIAGRAM
High Speed Oversampling CMOS ADC with 16-Bit Resolution at a 2.5 MHz Output Word Rate AD9260 FEATURES Monolithic 16-bit, oversampled A/D converter 8 oversampling mode, 20 MSPS clock 2.5 MHz output word
More information1 MSPS, Serial 14-Bit SAR ADC AD7485
a FEATURES Fast Throughput Rate: 1 MSPS Wide Input Bandwidth: 4 MHz Excellent DC Accuracy Performance Flexible Serial Interface Low Power: 8 mw (Full Power) and 3 mw (NAP Mode) STANDBY Mode: A Max Single
More informationDATASHEET HI5660. Features. Ordering Information. Applications. Pinout. 8-Bit, 125/60MSPS, High Speed D/A Converter. FN4521 Rev 7.
DATASHEET HI5660 8-Bit, 125/60MSPS, High Speed D/A Converter The HI5660 is an 8-bit, 125MSPS, high speed, low power, D/A converter which is implemented in an advanced CMOS process. Operating from a single
More informationAnalyzing A/D and D/A converters
Analyzing A/D and D/A converters 2013. 10. 21. Pálfi Vilmos 1 Contents 1 Signals 3 1.1 Periodic signals 3 1.2 Sampling 4 1.2.1 Discrete Fourier transform... 4 1.2.2 Spectrum of sampled signals... 5 1.2.3
More informationAPPLICATION BULLETIN PRINCIPLES OF DATA ACQUISITION AND CONVERSION. Reconstructed Wave Form
APPLICATION BULLETIN Mailing Address: PO Box 11400 Tucson, AZ 85734 Street Address: 6730 S. Tucson Blvd. Tucson, AZ 85706 Tel: (60) 746-1111 Twx: 910-95-111 Telex: 066-6491 FAX (60) 889-1510 Immediate
More information4-Channel, 1.5 MSPS, 12-Bit and 10 Bit Parallel ADCs with a Sequencer AD7933/AD7934
4-Channel, 1.5 MSPS, 12-Bit and 10 Bit Parallel ADCs with a Sequencer AD7933/AD7934 FEATURES FUNCTIONAL BLOCK DIAGRAM Fast throughput rate: 1.5 MSPS Specified for VDD of 2.7 V to 5.25 V Low power 6 mw
More information5 V, 12-Bit, Serial 3.8 s ADC in 8-Pin Package AD7895
a FEATURES Fast 12-Bit ADC with 3.8 s Conversion Time 8-Pin Mini-DlP and SOIC Single 5 V Supply Operation High Speed, Easy-to-Use, Serial Interface On-Chip Track/Hold Amplifier Selection of Input Ranges
More informationPRODUCT OVERVIEW REF FLASH ADC BUFFER V SUPPLY. Figure 1. ADS-117 Functional Block Diagram
PRODUCT OVERVIEW FEATURES 12-bit resolution No missing codes 2MHz minimum throughput Functionally complete Small 24-pin DDIP Low-power, 1.6 Watts Three-state output buffers Samples to Nyquist frequencies
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More information4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924
Data Sheet 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP FEATURES Fast throughput rate: 1 MSPS Specified for AVDD of 2.7 V to 5.25 V Low power: 6 mw maximum at 1 MSPS with 3 V supplies
More informationAnalog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999
Analog-to-Digital Converter Survey & Analysis Update: July 16,1999 References: 1. R.H. Walden, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol. 17,
More informationDifferential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC AD7266
Differential/Single-Ended Input, Dual 2 MSPS, 12-Bit, 3-Channel SAR ADC AD7266 FEATURES Dual 12-bit, 3-channel ADC Throughput rate: 2 MSPS Specified for VDD of 2.7 V to 5.25 V Power consumption 9 mw at
More informationSpecifying A D and D A Converters
Specifying A D and D A Converters The specification or selection of analog-to-digital (A D) or digital-to-analog (D A) converters can be a chancey thing unless the specifications are understood by the
More informationEliminate Pipeline Headaches with New 12-Bit 3Msps SAR ADC by Dave Thomas and William C. Rempfer
A new 12-bit 3Msps ADC brings new levels of performance and ease of use to high speed ADC applications. By raising the speed of the successive approximation (SAR) method to 3Msps, it eliminates the many
More informationLow-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface
19-2466; Rev 1; 6/9 General Description The 14-bit, low-power successive approximation analog-to-digital converters (ADCs) feature automatic power-down, a factory-trimmed internal clock, and a high-speed,
More informationDigital Waveform Recorders
Digital Waveform Recorders Error Models & Performance Measures Dan Knierim, Tektronix Fellow Experimental Set-up for high-speed phenomena Transducer(s) high-speed physical phenomenon under study physical
More information16-Bit DSP DACPORT AD766
a FEATURES Zero-Chip Interface to Digital Signal Processors Complete DACPORT On-Chip Voltage Reference Voltage and Current Outputs Serial, Twos-Complement Input 3 V Output Sample Rates to 390 ksps 94 db
More informationAnalog to Digital Conversion
Analog to Digital Conversion Florian Erdinger Lehrstuhl für Schaltungstechnik und Simulation Technische Informatik der Uni Heidelberg VLSI Design - Mixed Mode Simulation F. Erdinger, ZITI, Uni Heidelberg
More information3 MSPS, 14-Bit SAR ADC AD7484
a FEATURES Fast Throughput Rate: 3 MSPS Wide Input Bandwidth: 40 MHz No Pipeline Delays with SAR ADC Excellent DC Accuracy Performance Two Parallel Interface Modes Low Power: 90 mw (Full Power) and.5 mw
More information14-Bit, 40/65 MSPS A/D Converter AD9244
a 14-Bit, 4/65 MSPS A/D Converter FEATURES 14-Bit, 4/65 MSPS ADC Low Power: 55 mw at 65 MSPS 3 mw at 4 MSPS On-Chip Reference and Sample-and-Hold 75 MHz Analog Input Bandwidth SNR > 73 dbc to Nyquist @
More information500 ksps, 2-Channel, Software-Selectable, True Bipolar Input, 12-Bit Plus Sign ADC AD7321
5 ksps, -Channel, Software-Selectable, True Bipolar Input, 1-Bit Plus Sign ADC AD731 FEATURES 1-bit plus sign SAR ADC True bipolar input ranges Software-selectable input ranges ±1 V, ±5 V, ±.5 V, V to
More information8-Channel, Software-Selectable True Bipolar Input, 12-Bit Plus Sign ADC AD7328
8-Channel, Software-Selectable True Bipolar Input, 1-Bit Plus Sign ADC AD738 FEATURES 1-bit plus sign SAR ADC True bipolar input ranges Software-selectable input ranges ±1 V, ±5 V, ±.5 V, V to +1 V 1 MSPS
More information8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer AD7938/AD7939
Data Sheet 8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer FEATURES Throughput rate: 1.5 MSPS Specified for VDD of 2.7 V to 5.25 V Power consumption 6 mw maximum at 1.5 MSPS with
More information3 MSPS, 12-Bit SAR ADC AD7482
3 MSPS, 12-Bit SAR ADC AD7482 FEATURES Fast throughput rate: 3 MSPS Wide input bandwidth: 40 MHz No pipeline delays with SAR ADC Excellent dc accuracy performance 2 parallel interface modes Low power:
More informationFUNCTIONAL BLOCK DIAGRAM
FEATURES 16-Bit - ADC 64 Oversampling Ratio Up to 220 ksps Output Word Rate Low-Pass, Linear Phase Digital Filter Inherently Monotonic On-Chip 2.5 V Voltage Reference Single-Supply 5 V High Speed Parallel
More information2.5 V to 5.5 V, 500 A, Parallel Interface Quad Voltage-Output 8-/10-/12-Bit DACs AD5334/AD5335/AD5336/AD5344*
a FEATURES AD5334: Quad 8-Bit in 24-Lead TSSOP AD5335: Quad 1-Bit in 24-Lead TSSOP AD5336: Quad 1-Bit in 28-Lead TSSOP AD5344: Quad 12-Bit in 28-Lead TSSOP Low Power Operation: 5 A @ 3 V, 6 A @ 5 V Power-Down
More informationDAC Bit, 125MSPS, Low-Power D/A Converters
FEATURES 14-bit resolution 125MSPS conversion rate 35 ns settling time to ±0.05% Operates from single +3V to +5V supply Humidity and stress resistant ceramic LCC package for -QL and /883 models -40 C to
More informationSimultaneous Sampling Dual 250 ksps 12-Bit ADC AD7862
a FEATURES Two Fast 12-Bit ADCs Four Input Channels Simultaneous Sampling & Conversion 4 s Throughput Time Single Supply Operation Selection of Input Ranges: 10 V for AD7862-10 2.5 V for AD7862-3 0 V to
More informationENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS
EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS Jakub Svatos, Milan Kriz Czech University of Life Sciences Prague jsvatos@tf.czu.cz, krizm@tf.czu.cz Abstract. Education methods for
More information1 MSPS 12-Bit Impedance Converter, Network Analyzer AD5933
查询 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 1 MSPS 12-Bit Impedance Converter, Network Analyzer FEATURES 100 khz max excitation output Impedance range 0.1 kω to 10 MΩ, 12-bit resolution Selectable system clock from
More information9240LP LPTVREF. Memory DESCRIPTION: FEATURES: 14-Bit, 10 MSPS Monolithic A/D Converter with LPT ASIC. 9240LP Block Diagram 9240LP
14-Bit, 10 MSPS Monolithic A/D Converter with LPT ASIC NC BIAS CAPB CAPT NC CML LPTref VinA VinB LPTAVDD LPTDVDD REFCOM Vref SENSE NC AVSS AVDD NC NC OTC BIT 1 BIT 2 BIT 3 BIT 4 BIT BIT 6 BIT 7 BIT 8 BIT
More information12-Bit, 2Msps, Dual Simultaneous Sampling SAR ADCs with Internal Reference
EVALUATION KIT AVAILABLE MAX11192 General Description The MAX11192 is a dual-channel SAR ADC with simultaneous sampling at 2Msps, 12-bit resolution, and differential inputs. Available in a tiny 16-pin,
More informationSimultaneous Sampling Dual 175 ksps 14-Bit ADC AD7863
Simultaneous Sampling Dual 175 ksps 14-Bit ADC AD7863 FEATURES Two fast 14-bit ADCs Four input channels Simultaneous sampling and conversion 5.2 μs conversion time Single supply operation Selection of
More information8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges
19-3157; Rev 4; 10/08 8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs General Description The MAX1316 MAX1318/MAX1320 MAX1322/MAX1324 MAX1326 14-bit, analog-to-digital converters (ADCs) offer two,
More information2-Channel, Software-Selectable, True Bipolar Input, 1 MSPS, 12-Bit Plus Sign ADC AD7322
-Channel, Software-Selectable, True Bipolar Input, 1 MSPS, 1-Bit Plus Sign ADC AD73 FEATURES 1-bit plus sign SAR ADC True bipolar input ranges Software-selectable input ranges ± 1 V, ± 5 V, ±.5 V, V to
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationDifferential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC AD7265
Differential/Single-Ended Input, Dual 1 MSPS, 12-Bit, 3-Channel SAR ADC FEATURES Dual 12-bit, 3-channel ADC Throughput rate: 1 MSPS Specified for VDD of 2.7 V to 5.25 V Power consumption 7 mw at 1 MSPS
More information24-Bit, 8.5 mw, 109 db, 128/64/32 ksps ADCs AD7767
4-Bit, 8.5 mw, 9 db, 8/64/3 ksps ADCs FEATURES Oversampled successive approximation (SAR) architecture High performance ac and dc accuracy, low power 5.5 db dynamic range, 3 ksps (-).5 db dynamic range,
More information8-Channel, 625 ksps, 12-Bit Parallel ADCs with a Sequencer AD7938-6
Data Sheet 8-Channel, 625 ksps, 12-Bit Parallel ADCs with a Sequencer FEATURES Throughput rate: 625 ksps Specified for VDD of 2.7 V to 5.25 V Power consumption 3.6 mw maximum at 625 ksps with 3 V supplies
More informationDual, 12-Bit, 1.25Msps Simultaneous-Sampling ADCs with Serial Interface
19-4126; Rev 1; 2/9 General Description The feature two simultaneous-sampling, low-power, 12-bit ADCs with serial interface and internal voltage reference. Fast sampling rate, low power dissipation, and
More informationLow Power, mw, 2.3 V to 5.5 V, Programmable Waveform Generator AD9833-EP
Enhanced Product Low Power, 12.65 mw, 2.3 V to 5.5 V, Programmable Waveform Generator FEATURES Digitally programmable frequency and phase 12.65 mw power consumption at 3 V MHz to 12.5 MHz output frequency
More information4-Channel, Simultaneous Sampling, High Speed, 12-Bit ADC AD7864
FEATURES High Speed (1.65 s) 12-Bit ADC 4 Simultaneously Sampled Inputs 4 Track/Hold Amplifiers 0.35 s Track/Hold Acquisition Time 1.65 s Conversion Time per Channel HW/SW Select of Channel Sequence for
More informationPRODUCT OVERVIEW DAC 31 BIT 1 OUT (MSB) 30 BIT 1 OUT (MSB) +10V REF. OUT 1 REF REGISTER FLASH ADC REGISTER 6, 14, 15 ANALOG GROUND
PRODUCT OVERVIEW DATEL's ADS-942 is a functionally complete, 14-bit, 2MHz, sampling A/D converter. Its standard, 32-pin, triple-wide ceramic DIP contains a fastsettling sample/hold amplifi er, a 14-bit
More information16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS
PCM54 PCM55 DESIGNED FOR AUDIO 6-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS FEATURES PARALLEL INPUT FORMAT 6-BIT RESOLUTION 5-BIT MONOTONICITY (typ) 92dB TOTAL HARMONIC DISTORTION (K Grade) 3µs SETTLING
More informationComplete 12-Bit 5 MSPS Monolithic A/D Converter AD871
a FEATURES Monolithic -Bit 5 MSPS A/D Converter Low Noise: 0.7 LSB RMS Referred to Input No Missing Codes Guaranteed Differential Nonlinearity Error: 0.5 LSB Signal-to-Noise and Distortion Ratio: 68 db
More informationDual-Channel Modulator ADM0D79*
a Dual-Channel Modulator ADM0D79* FEATURES High-Performance ADC Building Block Fifth-Order, 64 Times Oversampling Modulator with Patented Noise-Shaping Modulator Clock Rate to 3.57 MHz 103 db Dynamic Range
More information4-Channel, 625 ksps, 12-Bit Parallel ADC with a Sequencer AD7934-6
4-Channel, 625 ksps, 12-Bit Parallel ADC with a Sequencer AD7934-6 FEATURES Throughput rate: 625 ksps Specified for VDD of 2.7 V to 5.25 V Power consumption 3.6 mw maximum at 625 ksps with 3 V supplies
More informationDATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8.
8-Bit, 2MSPS, Flash A/D Converter Pb-Free and RoHS Compliant DATASHEET FN377 Rev 8. The HI117 is an 8-bit, analog-to-digital converter built in a 1.4 m CMOS process. The low power, low differential gain
More informationLow Power, Pseudo Differential, 100 ksps 12-Bit ADC in an 8-Lead SOT-23 AD7457
Low Power, Pseudo Differential, 100 ksps 12-Bit ADC in an 8-Lead SOT-23 AD7457 FEATURES Specified for VDD of 2.7 V to 5.25 V Low power: 0.9 mw max at 100 ksps with VDD = 3 V 3 mw max at 100 ksps with VDD
More information12-Bit, Low-Power, Dual, Voltage-Output DAC with Serial Interface
19-2124; Rev 2; 7/3 12-Bit, Low-Power, Dual, Voltage-Output General Description The dual,12-bit, low-power, buffered voltageoutput, digital-to-analog converter (DAC) is packaged in a space-saving 8-pin
More information