Comparative Study Of Finfet Based 1-Bit Full Adder Cell Implemented Using TG And CMOS Logic Styles At 10, 22 And 32nm
|
|
- Noreen Kelley
- 6 years ago
- Views:
Transcription
1 IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 1, Ver. I (Jan. -Feb. 2016), PP e-issn: , p-issn No. : Comparative Study Of Finfet Based 1-Bit Full Adder Cell Implemented Using TG And CMOS Logic Styles At 10, 22 And 32nm Shivani Sharma 1, Gaurav Soni 2 1 Research Scholar, Poornima University 2 Asst. Professor, ECE, Poornima University Abstract: Paper discussed the comparative analysis ofdifferent full adder cells with two logic styles.the logic styles used for implementation of FinFET based 1-bit full adder are Complementary MOS (CMOS) and Transmission Gate (TG). The simulations of full adders have being done at 10nm, 20nm and 32nm technology node. PTM models for multi-gate transistors (PTM-MG) low power are used for simulations. This model is based on BSIM-CMG, a dedicated model for multi-gate devices. Investigation of performance and energy efficiency ofall types of full adder cell designs has been done. The performance metrics that were measured, analyzed and compared are average power, leakage power, delay, and energy. It is observed that less power is consumed in Transmission Gate (TG) based full adderthan the Convention full adder in 10nm technology node. Keywords: FinFET, Full Adder, Logic Styles, HSPICE I. Introduction Now a day, the demand of compact, high performance, low power and robust microprocessor is increasing day by day. The central processing unit (CPU) is the core of each microprocessor. The arithmetic logic unit (ALU) is key element of microprocessor located in CPU.ALU can perform logical operation and basic arithmetic operation, namely, addition, subtraction, multiplication, and division. The arithmetic operation can be performed as follows: addition, negative addition, repeated addition, and repeated negative addition. In digital system for nanotechnology node, it is requiredto design a full adder like that which have low power consumption, high speed, energy efficient, and reliable. So, high speed, low power, energy efficient, and reliable microprocessors are in demand in the latest and innovative silicon technology processes have led to the rapid growth of modern integrated chip (IC). The VLSI microprocessors can be addressed at various design levels such as architectural, circuit, layout and fabrication. Designing an Arithmetic Unit at a particular circuit level effects its performance as various performance determining factors such as switching capacitance, transition activity and short circuit current are strongly influenced by chosen logic style. So, the objective of the paper is to find out the best efficient logic style between CMOS and TG for 1-bit Full Adder circuit. There are two types of cell designs used for FinFETbasedfull adder in this study, which are the ComplementaryMOS (CMOS) andtransmission Gate (TG). The circuit development and simulation were performed using HSPICE and CosmosScope. The design libraries were adapted from the Predictive Technology Model (PTM) for FinFET technology.the fivemetric performances of 1-bit full adder were analyzed: the propagation delay, average power dissipation,leakage power power-delay-product (PDP), and energy-delay product (EDP) based on all four cell designs. In Section II, overview of FinFET technology has been given. In Section III the logic styles used in experimentation is discussed. Section IV shows the Full Adder circuit design with different logic style. Section V presents FinFET parameters used. Performance analysis is done in section VI and presented obtained results. In section VI comparative results of cell designs are presented. The paper concludes in Section VIII. II. Overview Of Finfet Technology FinFET is a non-planar device having fin like shaped where the gate is wrapped around and over the fin which acts as a transistor channel. It is also termed as quasi-planar device as the current flows parallel to wafer plane and the channel is perpendicular to wafer plane. DOI: / Page
2 Fig.1: Structure of FinFET Basically, FinFET was designed to be constructed on silicon-on-insulator (SOI) wafers. But the recent research has made it possible for FinFETs to work on bulk silicon wafers and improve the performance of certain parameters. Effective channel length Leff = Lgate + 2 Lext (1) Effective channel width W = Tfin + 2 Hfin (2) Where Hfin and Tfin the fin height and thickness respectively, Lgate is length of the gate, Lext is extended source or drain region as explained in Fig.1. Fin width(tfin) plays a major role for controlling the short channel effect effectively. Therefore Tfin ~ Lgate/2 is followed. In a FinFET structure, an ultra-thin Si fin forms a conducting channel wherein the electrons flow from source to drain. This conducting channel is wrapped by gate where the input voltages are supplied. Hence controlling the flow of electrons even in off state preventing the leakage of current. Sometimes there is an increase in the amount of charge carriers and the rate at which it flows, resulting in the breakdown of the conducting channel formed by single fin. This blocks the flow of electrons from source to drain which ceases the current flow.the number of fins is increased in multi-gate field-effect transistors (MuGFET) which are constructed parallel to each other improving short channel effect. As the number of fins increases, the amount of charge carriers flowing from higher potential to lower potential also increases. Therefore, the rate at which the carriers flow is faster increasing the switching speed. The main advantage of multiple fins is better gate control over the conducting channel. Due to this, there is a reduction in current leakage. This attains high onstate drive current. FinFETs have various logic design stylesdesigning of different FinFETs; one circuit can be configured in one of the subsequent modes: Shorted-gate (SG) mode, in this mode both gate are shorted and we get improved drive strength and have better control over the channel length Independent-gate (IG) mode, in which independent signals drive the two device gates, this may reduce the number of transistors in the circuit. Low-power (LP) mode, in which we are applying a low voltage to n-type FinFET and high voltage to p- type FinFET. This varies the threshold voltage of the devices which reduces the leakage power dissipation at the cost of increased delay. Hybrid IG/LP-mode is a combination of LP and IG modes. III. Logic Style Logic style of a circuit influences its speed, power dissipation, size and wiring complexity. The circuit delay depends upon the number of transistors in series, transistor sizes and wiring capacitances. Robustness with respect to voltage and transistor scaling as well as varying process, working conditions and compatibility with surrounding circuitries are important aspects influenced by implemented logic style. 1.) Complementary MOS Logic Style (CMOS) Complementary MOS logic style is a combination of two networks; the Pull up Network (PUN) and the Pull down Network (PDN). The Pull up Network consists of PMOS transistors and Pull down Network consists of NMOS devices. The function of Pull up Network is to provide connection between gate output and Vdd, anytime the output of the gate is meant to be high. Similarly, function of Pull down Network is to provide connection between gate output and GND anytime the output of the gate is meant to be low. The Pull up DOI: / Page
3 Network and Pull down Network are mutually exclusive to each other. The noise margin and propagation delay depends on the input patterns. 2.) Transmission Gate(TG) It consists of n-channel transistor as well as p-channel transistor with separate gate connections and common source and drain connections. The control signal is applied to gate of n-channel transistor and its complement is applied to the gate of p-channel transistor. By combining the characteristics of p-channel transistor as well as n-channel transistor, it is able to pass logic 1 and logic 0 efficiently without any distortion. IV. Full Adder Circuit Design Addition is the most basic arithmetic operation and usually used in any digital electronic devices and arithmetic logic unit (ALU) to add any value of numbers. The commonly used adder cell is full adder where three inputs i.e. A, B and CIN will be added together to calculate the output of Sum and C OUT. The expression for Sum and C OUT is given by: Where above Equations are generated from the truth table of 1-bit full adder as shown in Table 1 Table 1: Truth Table of 1-bit full adder INPUTS OUTPUTS A B C SUM COUT ) 1-Bit Complementary MOS (CMOS) Full Adder The CMOS full adder has 28 transistors in the design and it is the simplest implementation based on above equations. The circuit of CMOS 1-bit full adder is as shown in Fig2. This design has its advantages and disadvantages. The advantages include high noise margin is very reliable to low voltage. However, high number of transistors may results in large power consumption, high input loads and requires larger Silicon area in a wafer. It also stated that this design may introduces more delay because Sum is generated from Cout as input as can be observed from Fig.2. 2.) 1-Bit Transmission Gate (TG) Full Adder: Transmission gates full adder consists of 20 transistors which made up of transmission gates, PMOS and NMOS transistors as illustrated in Fig.3. Transmission gates are used in the design because it has high speed operation and low power dissipation. The TG full adder circuit is simpler than CMOS with balanced generation of Sum and Cout output signals besides less transistor count, less intermediate nodes and lower input loading. In contrast, compared to CMOS full adder, TG full adder has higher power dissipation. It is also said that if TG full adder is cascaded in series, the propagation delay also may increases excessively. DOI: / Page
4 Fig.2: 1-Bit CMOS Full Adder [3] Fig.3: 1-Bit TG Full Adder [3] V. Parameters Used In Experimenation In this section, parameters used in experimentation are presented. The FinFET based 1-bit Full Adder circuits in different logic styles have been simulated using HSPICE tool. The technology generation that is used to realize the circuits are10nm, 20nm and 32nm. The models used for simulation are derived from the PTM website. The parameters of the devices that are used in FinFET based full Adder for simulation in 10nm; 20nm and 32nm are shown in Table-2 and Table-3. These parameters were extracted from ITRS and IEEE Papers. Table 2: Parameters used in experimentation of Full Adder Circuit in 32nm Parameters Value Technology node 32nm Supply Voltage(Vdd).7v Capacitance f Threshold Voltage of front and back gate NMOS 0.29v DOI: / Page
5 Threshold Voltage of front and back gate PMOS Width and length of NMOS Width and length of PMOS -0.25v wdg=80n ldg=32n wdg=1u ldg=32n Table 3: Parameters used in experimentation of Full Adder Circuit in 20nm and 10nm Parameters Value Technology node 20nm 10nm Supply Voltage(Vdd).7v.7v Capacitance f f Fin Width(T FIN) 15n 9n Fin Length(L g ) 24n 14n Fin Height(H FIN) 28n 21n Number of Fin(N FIN ) 1 1 VI. Experimentation And Results The performance metrics of the full Adder measured are power, delay and energy. The simulation analysis is done over HSPICE and waveforms are observed on CosmosScope. The simulation analysis is carried out with three inputs (A, B, C) and two outputs (Sum and Carry) of full Adder. The simulation waveform of power, delay and energy of FinFET based circuits is discussed. 1. Performance Analysis of 1-bit Full Adder at 32nm technology node using CMOS and TG logic styles: The experimentation done under the parameter of VDD =.7v. The threshold voltage of front and back gate for nmos is 0.29v and 0.29v respectively and threshold voltage of front and back gate for pmos is -0.25v and -0.25v respectively for 32nm.The width and length of nmos is wdg=80n ldg=32n and for pmos are wdg=1u ldg=32n respectively. Table 4 shows performance parameter of FinFET based 1-bit CMOS and TG Full adder at 32nm.Fig.4 and Fig.5 shows Input and Output signal of FINFET based 1-bit CMOS and TG Full-Adder Circuit at 32nm respectively. Similar waveforms were obtained for 20nm and 10nm technology nodes. Table 4: Performance parameter of FinFET based 1-bit CMOS and TG Full adder at 32nm Parameter CMOS TG Average Power(watts) x x 10-7 Delay(sec) x x 10-6 Energy(joule) x x Leakage Power(watts) x x 10-4 Leakage Current(amp) x x 10-4 EDP(joule) x x PDP(joule) x x Fig.4: Input and Output signal of FinFET based 1-bit CMOS Full-Adder Circuit at 32nm DOI: / Page
6 Fig.5: Input and Output signal of FINFET based 1-bit TG Full-Adder Circuit at 32nm 2. Performance of 1-bit Full Adder at 20nm technology node using CMOS and TG logic styles The experimentation done under the parameter of VDD =.7v. Nodes in the model target Ioff=0.1 na/um where effective width (Weff) =2*fin_height+fin_width. * vdd. Height of the Fin (HFIN) is 28nm, thickness of the Fin (TFIN) is 15nm and Gate Length (lg) is 24n.Table5 shows performance parameter of FinFET based 1-bit CMOS and TG Full adder at 20nm. Table 5: Performance parameter of FinFET based 1-bit CMOS and TG Full adder at 20nm Parameter CMOS TG Average Power(watts) x x 10-7 Delay(sec) x x 10-7 Energy(joule) x x10-12 Leakage Power(watts) x x10-4 Leakage Current(amp) x x 10-4 EDP(joule) x x PDP(joule) x x Performance of 1-bit Full Adder at 10nm technology node using CMOS and TG logic styles: The experimentation done under the parameter of VDD =.7v. Nodes in the model target Ioff=0.1 na/um where effective width (Weff) =2*fin_height+fin_width. * vdd. Height of the Fin (HFIN) is 21nm, thickness of the Fin (TFIN) is 9nm and Gate Length (lg) is 14n. Table6 shows performance parameter of FinFET based 1-bit CMOS and TG Full adder at 10nm. Table 6: Performance parameter of FinFET based 1-bit CMOS and TG Full adder at10nm Parameter CMOS TG Average Power(watts) x x 10-9 Delay(sec) x x10-8 Energy(joule) x x Leakage Power(watts) x x 10-6 Leakage Current(amp) x x10-6 EDP(joule) x x PDP(joule) x x VII. Comparison Analysis Of Performance Metric In this section, performance of average power dissipation, delay, leakage power, power delay product and energy delay product metric is analyzed. This metric is measured in CMOS and TG based 1-bit full adder for 10nm, 20nm and 32nm technology node. Each of the cell designs is implemented to determine the optimal tradeoff between delay-energy-power in 10nm, 20nm and 32nm in modern digital systems. 1. Comparative Analysis of Average Power Dissipation The average Power in CMOS and TG Full Adder at 10nm, 20nm and 32nm is tabulated in Table8and the graph is plotted in Fig.6. Table 8: Comparative Analysis of Average Power of CMOS ad TG Full Adder at 10nm, 20nm and 32nm Full Adder Circuit Technology Node CMOS x x x 10-9 TG x x x 10-9 DOI: / Page
7 Average Power Dissipation (nanowatts) CMOS TG Fig.6: Comparative Analysis of Average Power of CMOS andtg Full Adder at 10nm, 20nm and 32nm The TG Full Adder provides 14.3% reduced power dissipation in comparison with CMOS full adderfor 32nm. The TG Full Adder provides 46.4% reduced power dissipation in comparison with CMOS full adder for 20nm. The TG Full Adder provides 26.6% reduced power dissipation in comparison with CMOS full adder for 10nm. Hence, The TG Full Adder gives reduced power dissipation in among all cell designs of full-adder.the average power dissipation for 10nm reduced greatly compared to 20nm and 32nm, which can be seen in Fig Comparative Analysis of Delay The delay in CMOS and TG Full Adder at 10nm, 20nm and 32nm is tabulated in Table9 and the graph is plotted in Fig.7. Table 9: Comparative Analysis of Delay of CMOS and TG Full Adder at 10nm, 20nm and 32nm Full Adder Circuit Technology Node CMOS x x x10-8 TG x x x10-8 Delay (microsec) CMOS TG Fig.7: Comparative Analysis of Delay of CMOS and TG Full Adder at 10nm, 20nm and 32nm The TG Full Adder provides 25% delay in comparison with CMOS full adder for 32nm. The TG Full Adder provides 33.3% approximately equal delay with CMOS full adder for 20nm. The TG Full Adder provides 41.6% approximately equal delay with CMOS full adder for 10nm. Hence, The TG Full Adder gives reduced delay in among all cell designs of full-adder. The delay for 10nm reduced greatly compared to 20nm and 32nm, which can be seen in Fig Comparative Analysis of Leakage Power The leakage power in CMOS and TG Full Adder at 10nm, 20nm and 32nm is tabulated in Table10 and the graph is plotted in Fig.8. DOI: / Page
8 Table 8: Comparative Analysis of Leakage Power of CMOS and TG Full Adder at 10nm, 20nm and 32nm Full Adder Circuit Technology Node CMOS x x x 10-6 TG x x x 10-6 Leakage Power (microwatt) CMOS TG Fig.8: Comparative Analysis of Delay of CMOS and TG Full Adder at 10nm, 20nm and 32nm The TG Full Adder provides 11.1% reduced leakage power in comparison with CMOS full for 32nm. The CMOS Full Adder provides 47.4% reduced leakage power TG full adder respectively for 20nm. The TG Full Adder provides 82.4% reduced leakage power in comparison with CMOS full 10nm. Hence, The TG Full Adder gives reduced leakage power from CMOS cell design of full-adder at 10nm and 32nm technology mode but CMOS full adder gives lesser leakage power in 20nm technology node. The leakage power for 10nm reduced greatly compared to 20nm and 32nm, which can be seen in Fig Comparative Analysis of Energy Delay Product The EDP in CMOS and TG Full Adder at 10nm, 20nm and 32nm is tabulated in Table11 and the graph is plotted in Fig.9. Table 11: Comparative Analysis of Energy Delay Product of CMO and TG Full Adder at 10nm, 20nm and 32nm Full Adder Circuit Technology Node CMOS x x x TG x x x Energy Delay Product (Femtojoule) CMOS TG Fig.9: Comparative Analysis of Energy Delay Product of CMOS and TG Full Adder at 10nm, 20nm and 32nm The TG Full Adder provides 33.3% reduced EDP in comparison with CMOS full for 32nm. The TG Full Adder provides 50% reduced EDP from CMOS full adder for 20nm. The TG Full Adder provides 33.3% in comparison with CMOS full adder for 10nm. Hence, The TG Full Adder gives reduced EDP in among all cell designs of full-adder at 10nm, 20nm and 32nm. The EDP for 10nm reduced greatly compared to 20nm and 32nm, which can be seen in Fig.9. DOI: / Page
9 5. Comparative Analysis of Power Delay Product The PDP in CMOS and TG Full Adder at 10nm, 20nm and 32nm is tabulated in Table12 and the graph is plotted in Fig.10. Table 12: Comparative Analysis of Power Delay Product of Full CMOS and TG Full Adder at 10nm, 20nm and 32nm Full Adder Circuit Technology Node CMOS x x x TG x x x Power Delay Product (femtojoule) CMOS TG Fig.10: Comparative Analysis of Power Delay Product of CMOS and TG Full Adder at 10nm, 20nm and 32nm The CMOS Full Adder provides 14.3% reduce PDP in comparison TG full adder respectively for 32nm. The TG Full Adder provides 33.2% reduced PDP from CMOS full adder for 20nm. The CMOS Full Adder provides 58.8% reduced leakage power in comparison with TG full adder for 10nm. Hence, The TG Full Adder gives reduced EDP in among all cell designs of full-adder at 10nm, 20nm and 32nm. The EDP for 10nm reduced greatly compared to 20nm and 32nm, which can be seen in Fig.10. VIII. Conclusion And Future Work This paper investigated the cell design is also major factor which contributes in good performance of digital circuits. So, it was verified that the 1-bit Transmission gate (TG) FinFET based full adder performed very well with a reduced amount of PDP and EDP compared to other cell design because of its high-speed performance and full swing operationin 10nm technology node. Based on the findings, the 1-bit FinFET-based full adder at 10nm technology node was shown to be the lowest and optimal tradeoff in all metric performances.it is recommended that the future work of this research should include the complete arithmetic logic unit (ALU) design. Besides that, the performance and potential of other logic style such as Static Energy- Recovery full adder (SERF) and Hybrid CMOS (HC) Full Adder should be explored in future work. Acknowledgement I would like to express my deep gratitude and thanks toprof. Mahesh Bundele (Coordinator, Research), Poornima University for giving me an opportunity to work under his guidance for review of research papers and his consistent motivation & direction in this regard. References [1]. A.Chandrakasan, W.Bowhill, and, F. Fox, Design of HighPerformance Microprocessor Circuits, IEEE Journal of Solid-State Circuits,Vo1.36, No.10, pp , Aug [2]. AnanthaChandrakasan, Robert W. Brodersen., Low Power CMOS Design IEEE Journal of Solid-State Circuits, New York,Vo1.36, No.8, pp , Aug [3]. A. M. Shams, T. K. Darwish, andm.a. Bayoumi, Performance analysis of low-power 1-bit CMOS full adder cells, IEEETransactions on Very Large Scale Integration (VLSI) Systems, vol. 10, no. 1, pp , [4]. [5]. [6]. [7]. [8]. International technology roadmap for semiconductors, 2011, [9]. ITRS, International Technology Roadmap for Semiconductor (ITRS) updated, 2006, [10]. T. J. K. Liu, FinFET history, fundamentals and future, in Proceedings of the Symposium on VLSI Technology Short Course, University of California, Berkeley, Calif, USA, June DOI: / Page
10 [11]. J.-P. Colinge, FinFETs and Other Multi-Gate Transistors, Springer, [12]. [11]Vojin G. Oklobdzija, Differential and Pass Transistor CMOS Logic for High Performance Systems, Proc. 21st International Conference on Microelectronics, Vol. 2, Sep 1997, pp [13]. V. S. Basker, T. Standaert, H. Kawasaki, C.-C.Yeh, K. Maitra, A μm2 FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch IEEE Symposium on VLSI Technology Digest of Technical Papers, pp.19-20,2010 [14]. Vita Pi-Ho Hu, Ming-Long Fan, Chien-Yu Hsieh,PinSu,andChing-Te Chuang, FinFET SRAM Cell Optimization Considering Temporal Variability Due to NBTI/PBTI, Surface Orientation and Various Gate Dielectrics, IEEE Transactions on Electron Devices, VOL. 58, NO. 3, pp , march 2011 [15]. Wayne Wolf Case study of Reliability-aware and Low power design in IEEE transactions on very large scale integration (VLSI) systems, vol. 16, no. 7, July 2008 [16]. Wen-TsongShiiie, Leakage Power Estimation and Minimization in VLSI Circuits, IEEE 2001 [17]. Weiqiang Zhang, Linfeng Li, and Jianping Hu, Design Techniques of P-Type CMOS Circuits for Gate-Leakage Reduction in Deep Sub-micron ICs IEEE 2009 [18]. Xin Zhao, A Novel Low-Power Physical Design Methodology for MTCMOS in IEEE conference,vo1.12, No.9, pp , Nov 2012 [19]. Yunlong Zhang, Automatic Register Transfer Level CAD Tool Design for Advanced Clock Gating and Low Power Schemes IEEE conference,vo1.10, No.19, pp , Nov 2012 [20]. Young Bok Kim, Design methodology based on carbon nanotube field effect transistor (CNFET), Ph.D. thesis, Department of Electrical and Computer Engineering, Northeastern University Boston, Massachusetts, January DOI: / Page
Comparative Analysis of Fine Based 1 Bit Full Adder for Different Logic Styles
IOSR Journal of Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 Volume 7, PP 13-18 www.iosrjen.org Comparative Analysis of Fine Based 1 Bit Full Adder for Different Logic Styles Mahalaxmi
More informationDG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY
International Journal of Knowledge Management & e-learning Volume 3 Number 1 January-June 2011 pp. 1-5 DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY K. Nagarjuna Reddy 1, K. V. Ramanaiah 2 & K. Sudheer
More informationInvestigation on Performance of high speed CMOS Full adder Circuits
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Investigation on Performance of high speed CMOS Full adder Circuits 1 KATTUPALLI
More informationII. Previous Work. III. New 8T Adder Design
ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: High Performance Circuit Level Design For Multiplier Arun Kumar
More informationDeep Submicron 50nm CMOS Logic Design With FINFET P.C.Rajashree #1, Ancy Thomas #2, Rose Jaria #3, Jane Precilla #3, Alfred Kirubaraj #4
ISSN (Online) : 2319-8753 ISSN (Print) : 2347-6710 International Journal of Innovative Research in Science, Engineering and Technology Volume 3, Special Issue 3, March 2014 2014 International Conference
More informationLOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR
LOW POWER NOVEL HYBRID ADDERS FOR DATAPATH CIRCUITS IN DSP PROCESSOR B. Sathiyabama 1, Research Scholar, Sathyabama University, Chennai, India, mathumithasurya@gmail.com Abstract Dr. S. Malarkkan 2, Principal,
More informationDesign of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer
Design of Low power and Area Efficient 8-bit ALU using GDI Full Adder and Multiplexer Mr. Y.Satish Kumar M.tech Student, Siddhartha Institute of Technology & Sciences. Mr. G.Srinivas, M.Tech Associate
More informationA Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates
A Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates Anil Kumar 1 Kuldeep Singh 2 Student Assistant Professor Department of Electronics and Communication Engineering Guru Jambheshwar
More informationLow Power 8-Bit ALU Design Using Full Adder and Multiplexer
Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Gaddam Sushil Raj B.Tech, Vardhaman College of Engineering. ABSTRACT: Arithmetic logic unit (ALU) is an important part of microprocessor. In
More informationDesign & Analysis of Low Power Full Adder
1174 Design & Analysis of Low Power Full Adder Sana Fazal 1, Mohd Ahmer 2 1 Electronics & communication Engineering Integral University, Lucknow 2 Electronics & communication Engineering Integral University,
More informationDesign of Optimized Digital Logic Circuits Using FinFET
Design of Optimized Digital Logic Circuits Using FinFET M. MUTHUSELVI muthuselvi.m93@gmail.com J. MENICK JERLINE jerlin30@gmail.com, R. MARIAAMUTHA maria.amutha@gmail.com I. BLESSING MESHACH DASON blessingmeshach@gmail.com.
More informationLow Power, Area Efficient FinFET Circuit Design
Low Power, Area Efficient FinFET Circuit Design Michael C. Wang, Princeton University Abstract FinFET, which is a double-gate field effect transistor (DGFET), is more versatile than traditional single-gate
More informationPERFORMANCE ANALYSIS OF LOW POWER FULL ADDER CELLS USING 45NM CMOS TECHNOLOGY
International Journal of Microelectronics Engineering (IJME), Vol. 1, No.1, 215 PERFORMANCE ANALYSIS OF LOW POWER FULL ADDER CELLS USING 45NM CMOS TECHNOLOGY K.Dhanunjaya 1, Dr.MN.Giri Prasad 2, Dr.K.Padmaraju
More informationPower-Area trade-off for Different CMOS Design Technologies
Power-Area trade-off for Different CMOS Design Technologies Priyadarshini.V Department of ECE Sri Vishnu Engineering College for Women, Bhimavaram dpriya69@gmail.com Prof.G.R.L.V.N.Srinivasa Raju Head
More informationInternational Journal of Advance Engineering and Research Development
Scientific Journal of Impact Factor (SJIF): 5.71 International Journal of Advance Engineering and Research Development Volume 5, Issue 05, May -2018 e-issn (O): 2348-4470 p-issn (P): 2348-6406 COMPARATIVE
More informationComparison of High Speed & Low Power Techniques GDI & McCMOS in Full Adder Design
International Conference on Multidisciplinary Research & Practice P a g e 625 Comparison of High Speed & Low Power Techniques & in Full Adder Design Shikha Sharma 1, ECE, Geetanjali Institute of Technical
More informationA Study on Super Threshold FinFET Current Mode Logic Circuits
XUQING ZHNG et al: STUDY ON SUPER THRESHOLD FINFET CURRENT MODE LOGIC CIRCUITS Study on Super Threshold FinFET Current Mode Logic rcuits Xuqiang ZHNG, Jianping HU *, Xia ZHNG Faculty of Information Science
More informationDesign and Analysis of CMOS based Low Power Carry Select Full Adder
Design and Analysis of CMOS based Low Power Carry Select Full Adder Mayank Sharma 1, Himanshu Prakash Rajput 2 1 Department of Electronics & Communication Engineering Hindustan College of Science & Technology,
More informationPOWER DELAY PRODUCT AND AREA REDUCTION OF FULL ADDERS USING SYSTEMATIC CELL DESIGN METHODOLOGY
This work by IJARBEST is licensed under Creative Commons Attribution 4.0 International License. Available at https://www.ijarbest.com ISSN (ONLINE): 2395-695X POWER DELAY PRODUCT AND AREA REDUCTION OF
More informationImplementation of Low Power High Speed Full Adder Using GDI Mux
Implementation of Low Power High Speed Full Adder Using GDI Mux Thanuja Kummuru M.Tech Student Department of ECE Audisankara College of Engineering and Technology. Abstract The binary adder is the critical
More informationA Low Power and Area Efficient Full Adder Design Using GDI Multiplexer
A Low Power and Area Efficient Full Adder Design Using GDI Multiplexer G.Bramhini M.Tech (VLSI), Vidya Jyothi Institute of Technology. G.Ravi Kumar, M.Tech Assistant Professor, Vidya Jyothi Institute of
More informationLow Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique
Low Power 8-Bit ALU Design Using Full Adder and Multiplexer Based on GDI Technique Mohd Shahid M.Tech Student Al-Habeeb College of Engineering and Technology. Abstract Arithmetic logic unit (ALU) is an
More informationInternational Journal of Scientific & Engineering Research, Volume 4, Issue 8, August ISSN
International Journal of Scientific & Engineering Research, Volume 4, Issue 8, August-2013 1156 Novel Low Power Shrikant and M Pattar, High H V Ravish Speed Aradhya 8T Full Adder Abstract - Full adder
More informationA Literature Survey on Low PDP Adder Circuits
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 4, Issue. 12, December 2015,
More informationAnalysis of Different Full Adder Designs with Power using CMOS 130nm Technology
Analysis of Different Full Adder Designs with Power using CMOS 130nm Technology J. Kavitha 1, J. Satya Sai 2, G. Gowthami 3, K.Gopi 4, G.Shainy 5, K.Manvitha 6 1, 2, 3, 4, 5, St. Ann s College of Engineering
More informationImplementation of 1-bit Full Adder using Gate Difuision Input (GDI) cell
International Journal of Electronics and Computer Science Engineering 333 Available Online at www.ijecse.org ISSN: 2277-1956 Implementation of 1-bit Full Adder using Gate Difuision Input (GDI) cell Arun
More informationAnalysis and Simulation of a Low-Leakage 6T FinFET SRAM Cell Using MTCMOS Technique at 45 nm Technology
Analysis and Simulation of a Low-Leakage 6T FinFET SRAM Cell Using MTCMOS Technique at 45 nm Technology Shyam Sundar Sharma 1, Ravi Shrivastava 2, Nikhil Saxenna 3 1Research Scholar Dept. of ECE, ITM,
More informationDesign and Analysis of Sram Cell for Reducing Leakage in Submicron Technologies Using Cadence Tool
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 2 Ver. II (Mar Apr. 2015), PP 52-57 www.iosrjournals.org Design and Analysis of
More informationA HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY
A HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY Jasbir kaur 1, Neeraj Singla 2 1 Assistant Professor, 2 PG Scholar Electronics and Communication
More informationCHAPTER 6 GDI BASED LOW POWER FULL ADDER CELL FOR DSP DATA PATH BLOCKS
87 CHAPTER 6 GDI BASED LOW POWER FULL ADDER CELL FOR DSP DATA PATH BLOCKS 6.1 INTRODUCTION In this approach, the four types of full adders conventional, 16T, 14T and 10T have been analyzed in terms of
More informationEnhancement of Design Quality for an 8-bit ALU
ABHIYANTRIKI An International Journal of Engineering & Technology (A Peer Reviewed & Indexed Journal) Vol. 3, No. 5 (May, 2016) http://www.aijet.in/ eissn: 2394-627X Enhancement of Design Quality for an
More informationAn energy efficient full adder cell for low voltage
An energy efficient full adder cell for low voltage Keivan Navi 1a), Mehrdad Maeen 2, and Omid Hashemipour 1 1 Faculty of Electrical and Computer Engineering of Shahid Beheshti University, GC, Tehran,
More informationImpact of Logic and Circuit Implementation on Full Adder Performance in 50-NM Technologies
Impact of Logic and Circuit Implementation on Full Adder Performance in 50-NM Technologies Mahesh Yerragudi 1, Immanuel Phopakura 2 1 PG STUDENT, AVR & SVR Engineering College & Technology, Nandyal, AP,
More informationDesign and Implementation of Complex Multiplier Using Compressors
Design and Implementation of Complex Multiplier Using Compressors Abstract: In this paper, a low-power high speed Complex Multiplier using compressor circuit is proposed for fast digital arithmetic integrated
More informationImplementation of Carry Select Adder using CMOS Full Adder
Implementation of Carry Select Adder using CMOS Full Adder Smitashree.Mohapatra Assistant professor,ece department MVSR Engineering College Nadergul,Hyderabad-510501 R. VaibhavKumar PG Scholar, ECE department(es&vlsid)
More informationADIABATIC LOGIC FOR LOW POWER DIGITAL DESIGN
ADIABATIC LOGIC FOR LOW POWER DIGITAL DESIGN Mr. Sunil Jadhav 1, Prof. Sachin Borse 2 1 Student (M.E. Digital Signal Processing), Late G. N. Sapkal College of Engineering, Nashik,jsunile@gmail.com 2 Professor
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 7, July ISSN
International Journal of Scientific & Engineering Research, Volume 6, Issue 7, July-2015 636 Low Power Consumption exemplified using XOR Gate via different logic styles Harshita Mittal, Shubham Budhiraja
More informationLow Power 32-bit Improved Carry Select Adder based on MTCMOS Technique
Low Power 32-bit Improved Carry Select Adder based on MTCMOS Technique Ch. Mohammad Arif 1, J. Syamuel John 2 M. Tech student, Department of Electronics Engineering, VR Siddhartha Engineering College,
More informationA Novel Dual Stack Sleep Technique for Reactivation Noise suppression in MTCMOS circuits
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 3 (Sep. Oct. 2013), PP 32-37 e-issn: 2319 4200, p-issn No. : 2319 4197 A Novel Dual Stack Sleep Technique for Reactivation Noise suppression
More informationCHAPTER 3 NEW SLEEPY- PASS GATE
56 CHAPTER 3 NEW SLEEPY- PASS GATE 3.1 INTRODUCTION A circuit level design technique is presented in this chapter to reduce the overall leakage power in conventional CMOS cells. The new leakage po leepy-
More informationArea and Power Efficient Pass Transistor Based (PTL) Full Adder Design
This work by IJARBEST is licensed under Creative Commons Attribution 4.0 International License. Available at https://www.ijarbest.com Area and Power Efficient Pass Transistor Based (PTL) Full Adder Design
More informationDesign and Performance Analysis of SOI and Conventional MOSFET based CMOS Inverter
I J E E E C International Journal of Electrical, Electronics ISSN No. (Online): 2277-2626 and Computer Engineering 3(2): 138-143(2014) Design and Performance Analysis of SOI and Conventional MOSFET based
More informationDesign Analysis of 1-bit Comparator using 45nm Technology
Design Analysis of 1-bit Comparator using 45nm Technology Pardeep Sharma 1, Rajesh Mehra 2 1,2 Department of Electronics and Communication Engineering, National Institute for Technical Teachers Training
More informationA Novel Low Power, High Speed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem
A Novel Low Power, High Speed 4 Transistor CMOS Full Adder Cell with 5% Improvement in Threshold Loss Problem T. Vigneswaran, B. Mukundhan, and P. Subbarami Reddy Abstract Full adders are important components
More informationLow power high speed hybrid CMOS Full Adder By using sub-micron technology
Low power high speed hybrid CMOS Full Adder By using sub-micron technology Ch.Naveen Kumar 1 Assistant professor,ece department GURUNANAK institutions technical campus Hyderabad-501506 A.V. Rameshwar Rao
More informationDesign a Low Power CNTFET-Based Full Adder Using Majority Not Function
Design a Low Power CNTFET-Based Full Adder Using Majority Not Function Seyedehsomayeh Hatefinasab * Department of Electrical and Computer Engineering, Payame Noor University, Sari, Iran. *Corresponding
More informationDesign of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits
Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits Arul C 1 and Dr. Omkumar S 2 1 Research Scholar, SCSVMV University, Kancheepuram, India. 2 Associate
More informationEnergy Efficient Full-adder using GDI Technique
Energy Efficient Full-adder using GDI Technique Balakrishna.Batta¹, Manohar.Choragudi², Mahesh Varma.D³ ¹P.G Student, Kakinada Institute of Engineering and technology, korangi, JNTUK, A.P, INDIA ²Assistant
More informationSubthreshold Voltage High-k CMOS Devices Have Lowest Energy and High Process Tolerance
Subthreshold Voltage High-k CMOS Devices Have Lowest Energy and High Process Tolerance Muralidharan Venkatasubramanian Auburn University vmn0001@auburn.edu Vishwani D. Agrawal Auburn University vagrawal@eng.auburn.edu
More informationPerformance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 5, Ver. I (Sep - Oct. 2015), PP 30-35 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Performance Optimization of Dynamic
More informationDesign of New Full Swing Low-Power and High- Performance Full Adder for Low-Voltage Designs
International Academic Institute for Science and Technology International Academic Journal of Science and Engineering Vol. 2, No., 201, pp. 29-. ISSN 2-9 International Academic Journal of Science and Engineering
More informationImplementation of High Performance Carry Save Adder Using Domino Logic
Page 136 Implementation of High Performance Carry Save Adder Using Domino Logic T.Jayasimha 1, Daka Lakshmi 2, M.Gokula Lakshmi 3, S.Kiruthiga 4 and K.Kaviya 5 1 Assistant Professor, Department of ECE,
More informationStudy and Analysis of CMOS Carry Look Ahead Adder with Leakage Power Reduction Approaches
Indian Journal of Science and Technology, Vol 9(17), DOI: 10.17485/ijst/2016/v9i17/93111, May 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Study and Analysis of CMOS Carry Look Ahead Adder with
More informationDesign and Analysis of Low-Power 11- Transistor Full Adder
Design and Analysis of Low-Power 11- Transistor Full Adder Ravi Tiwari, Khemraj Deshmukh PG Student [VLSI, Dept. of ECE, Shri Shankaracharya Technical Campus(FET), Bhilai, Chattisgarh, India 1 Assistant
More informationPerformance Analysis of FinFET Based Inverter circuit, NAND and NOR Gate at 22nm and 14nm Node technologies
Performance Analysis of FinFET Based Inverter circuit, NAND and NOR Gate at 22nm and 14nm Node technologies Raju Hajare Associate Professor Dept. of Telecommuication Engineering Sunil C sunilc_93@yahoo.co.in
More informationAn Efficient and High Speed 10 Transistor Full Adders with Lector Technique
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 5, Ver. II (Sep.- Oct. 2017), PP 68-73 www.iosrjournals.org An Efficient and
More informationPardeep Kumar, Susmita Mishra, Amrita Singh
Study of Existing Full Adders and To Design a LPFA (Low Power Full Adder) Pardeep Kumar, Susmita Mishra, Amrita Singh 1 Department of ECE, B.M.S.E.C, Muktsar, 2,3 Asstt. Professor, B.M.S.E.C, Muktsar Abstract
More informationTwo New Low Power High Performance Full Adders with Minimum Gates
Two New Low Power High Performance Full Adders with Minimum Gates M.Hosseinghadiry, H. Mohammadi, M.Nadisenejani Abstract with increasing circuits complexity and demand to use portable devices, power consumption
More informationTwo New Low Power High Performance Full Adders with Minimum Gates
Two New Low Power High Performance Full Adders with Minimum Gates M.Hosseinghadiry, H. Mohammadi, M.Nadisenejani Abstract with increasing circuits complexity and demand to use portable devices, power consumption
More informationUltra Low Power VLSI Design: A Review
International Journal of Emerging Engineering Research and Technology Volume 4, Issue 3, March 2016, PP 11-18 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Ultra Low Power VLSI Design: A Review G.Bharathi
More informationA Novel Approach for High Speed and Low Power 4-Bit Multiplier
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 3 (Nov. - Dec. 2012), PP 13-26 A Novel Approach for High Speed and Low Power 4-Bit Multiplier
More informationISSN:
343 Comparison of different design techniques of XOR & AND gate using EDA simulation tool RAZIA SULTANA 1, * JAGANNATH SAMANTA 1 M.TECH-STUDENT, ECE, Haldia Institute of Technology, Haldia, INDIA ECE,
More informationPass Transistor and CMOS Logic Configuration based De- Multiplexers
Abstract: Pass Transistor and CMOS Logic Configuration based De- Multiplexers 1 K Rama Krishna, 2 Madanna, 1 PG Scholar VLSI System Design, Geethanajali College of Engineering and Technology, 2 HOD Dept
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationLow Power Adiabatic Logic Design
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 1, Ver. III (Jan.-Feb. 2017), PP 28-34 www.iosrjournals.org Low Power Adiabatic
More informationDESIGN AND ANALYSIS OF LOW POWER 10- TRANSISTOR FULL ADDERS USING NOVEL X-NOR GATES
DESIGN AND ANALYSIS OF LOW POWER 10- TRANSISTOR FULL ADDERS USING NOVEL X-NOR GATES Basil George 200831005 Nikhil Soni 200830014 Abstract Full adders are important components in applications such as digital
More informationDesign and Analysis of Energy Efficient MOS Digital Library Cell Based on Charge Recovery Logic
ISSN (e): 2250 3005 Volume, 08 Issue, 9 Sepetember 2018 International Journal of Computational Engineering Research (IJCER) Design and Analysis of Energy Efficient MOS Digital Library Cell Based on Charge
More informationDesign of 64-Bit Low Power ALU for DSP Applications
Design of 64-Bit Low Power ALU for DSP Applications J. Nandini 1, V.V.M.Krishna 2 1 M.Tech Scholar [VLSI Design], Department of ECE, KECW, Narasaraopet, A.P., India 2 Associate Professor, Department of
More informationPerformance Analysis of High Speed CMOS Full Adder Circuits For Embedded System
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Performance Analysis of High Speed CMOS Full Adder Circuits For Embedded System
More informationCOMPREHENSIVE ANALYSIS OF ENHANCED CARRY-LOOK AHEAD ADDER USING DIFFERENT LOGIC STYLES
COMPREHENSIVE ANALYSIS OF ENHANCED CARRY-LOOK AHEAD ADDER USING DIFFERENT LOGIC STYLES PSowmya #1, Pia Sarah George #2, Samyuktha T #3, Nikita Grover #4, Mrs Manurathi *1 # BTech,Electronics and Communication,Karunya
More informationInternational Journal of Advanced Research in Biology Engineering Science and Technology (IJARBEST)
Abstract NEW HIGH PERFORMANCE 4 BIT PARALLEL ADDER USING DOMINO LOGIC Department Of Electronics and Communication Engineering UG Scholar, SNS College of Engineering Bhuvaneswari.N [1], Hemalatha.V [2],
More informationUltra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology
Ultra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology Kyung Ki Kim a) and Yong-Bin Kim b) Department of Electrical and Computer Engineering, Northeastern University, Boston, MA
More informationZIGZAG KEEPER: A NEW APPROACH FOR LOW POWER CMOS CIRCUIT
ZIGZAG KEEPER: A NEW APPROACH FOR LOW POWER CMOS CIRCUIT Kaushal Kumar Nigam 1, Ashok Tiwari 2 Department of Electronics Sciences, University of Delhi, New Delhi 110005, India 1 Department of Electronic
More informationLow Power &High Speed Domino XOR Cell
Low Power &High Speed Domino XOR Cell Payal Soni Electronics and Communication Department, FET- Mody University Lakshmangarh, Dist.-Sikar, India E-mail: payal.soni3091@gmail.com Abstract Shiwani Singh
More informationNOVEL DESIGN OF 10T FULL ADDER WITH 180NM CMOS TECHNOLOGY
International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 9 (2017) pp. 1407-1414 Research India Publications http://www.ripublication.com NOVEL DESIGN OF 10T FULL ADDER
More informationPerformance Comparison of High-Speed Adders Using 180nm Technology
Steena Maria Thomas et al. 2016, Volume 4 Issue 2 ISSN (Online): 2348-4098 ISSN (Print): 2395-4752 International Journal of Science, Engineering and Technology An Open Access Journal Performance Comparison
More informationA NOVEL 4-Bit ARITHMETIC LOGIC UNIT DESIGN FOR POWER AND AREA OPTIMIZATION
A NOVEL 4-Bit ARITHMETIC LOGIC UNIT DESIGN FOR POWER AND AREA OPTIMIZATION Mr. Snehal Kumbhalkar 1, Mr. Sanjay Tembhurne 2 Department of Electronics and Communication Engineering GHRAET, Nagpur, Maharashtra,
More informationHigh Performance Low-Power Signed Multiplier
High Performance Low-Power Signed Multiplier Amir R. Attarha Mehrdad Nourani VLSI Circuits & Systems Laboratory Department of Electrical and Computer Engineering University of Tehran, IRAN Email: attarha@khorshid.ece.ut.ac.ir
More informationPractical Information
EE241 - Spring 2013 Advanced Digital Integrated Circuits MW 2-3:30pm 540A/B Cory Practical Information Instructor: Borivoje Nikolić 509 Cory Hall, 3-9297, bora@eecs Office hours: M 11-12, W 3:30pm-4:30pm
More informationDESIGN OF LOW POWER HIGH PERFORMANCE 4-16 MIXED LOGIC LINE DECODER P.Ramakrishna 1, T Shivashankar 2, S Sai Vaishnavi 3, V Gowthami 4 1
DESIGN OF LOW POWER HIGH PERFORMANCE 4-16 MIXED LOGIC LINE DECODER P.Ramakrishna 1, T Shivashankar 2, S Sai Vaishnavi 3, V Gowthami 4 1 Asst. Professsor, Anurag group of institutions 2,3,4 UG scholar,
More informationDESIGN OF 64 BIT LOW POWER ALU FOR DSP APPLICATIONS
DESIGN OF 64 BIT LOW POWER ALU FOR DSP APPLICATIONS Rajesh Pidugu 1, P. Mahesh Kannan 2 M.Tech Scholar [VLSI Design], Department of ECE, SRM University, Chennai, India 1 Assistant Professor, Department
More informationDesign & Simulation of Half Adder Circuit Using AVL technique based on CMOS Technology
Design & Simulation of Half Adder Circuit Using AVL technique based on CMOS Technology Mateshwar Singh1, Surya Deo Choudhary 2, Ashutosh kr.singh3 1M.Tech Student, Dept. of Electronics & Communication,
More informationDesign and Implementation of combinational circuits in different low power logic styles
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. II (Nov -Dec. 2015), PP 01-05 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design and Implementation of
More informationADVANCES in NATURAL and APPLIED SCIENCES
ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BYAENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2017 Special 11(6): pages 599-604 Open Access Journal Design A Full
More informationPower Efficient adder Cell For Low Power Bio MedicalDevices
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 2, Ver. III (Mar-Apr. 2014), PP 39-45 e-issn: 2319 4200, p-issn No. : 2319 4197 Power Efficient adder Cell For Low Power Bio MedicalDevices
More informationDesign And Implementation Of Arithmetic Logic Unit Using Modified Quasi Static Energy Recovery Adiabatic Logic
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 7, Issue 3, Ver. I (May. - June. 2017), PP 27-34 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design And Implementation Of
More informationA REVIEW PAPER ON HIGH PERFORMANCE 1- BIT FULL ADDERS DESIGN AT 90NM TECHNOLOGY
I J C T A, 9(11) 2016, pp. 4947-4956 International Science Press A REVIEW PAPER ON HIGH PERFORMANCE 1- BIT FULL ADDERS DESIGN AT 90NM TECHNOLOGY N. Lokabharath Reddy *, Mohinder Bassi **2 and Shekhar Verma
More informationComparator Design Analysis using Efficient Low Power Full Adder Meena Aggarwal 1, Rajesh Mehra 2 1 ME student (ECE), 2 Associate Professor
International Journal of Engineering Trends and Technology (IJETT) olume 26 Number 1- August 2015 Comparator Design Analysis using Efficient Low Power Full Adder Meena Aggarwal 1, Rajesh Mehra 2 1 ME student
More informationLeakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique
Leakage Power Reduction for Logic Circuits Using Variable Body Biasing Technique Anjana R 1 and Ajay K Somkuwar 2 Assistant Professor, Department of Electronics and Communication, Dr. K.N. Modi University,
More informationCircuit level, 32 nm, 1-bit MOSSI-ULP adder: power, PDP and area efficient base cell for unsigned multiplier
LETTER IEICE Electronics Express, Vol.11, No.6, 1 7 Circuit level, 32 nm, 1-bit MOSSI-ULP adder: power, PDP and area efficient base cell for unsigned multiplier S. Vijayakumar 1a) and Reeba Korah 2b) 1
More informationLow Power and High Performance ALU using Dual Mode Transmission Gate Diffusion Input (DMTGDI)
International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 8958, Volume-6 Issue-6, August 2017 Low Power and High Performance ALU using Dual Mode Transmission Gate Diffusion Input
More informationLow Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage
Low Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage Surbhi Kushwah 1, Shipra Mishra 2 1 M.Tech. VLSI Design, NITM College Gwalior M.P. India 474001 2
More informationDesign a Low Power High Speed Full Adder Using AVL Technique Based on CMOS Nano-Technology
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 8, Issue 1 (Sep. - Oct. 2013), PP 19-26 Design a Low Power High Speed Full Adder Using
More informationAS THE semiconductor process is scaled down, the thickness
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 361 A New Schmitt Trigger Circuit in a 0.13-m 1/2.5-V CMOS Process to Receive 3.3-V Input Signals Shih-Lun Chen,
More informationDESIGN OF PARALLEL MULTIPLIERS USING HIGH SPEED ADDER
DESIGN OF PARALLEL MULTIPLIERS USING HIGH SPEED ADDER Mr. M. Prakash Mr. S. Karthick Ms. C Suba PG Scholar, Department of ECE, BannariAmman Institute of Technology, Sathyamangalam, T.N, India 1, 3 Assistant
More informationA New High Speed - Low Power 12 Transistor Full Adder Design with GDI Technique
International Journal of Scientific & Engineering Research Volume 3, Issue 7, July-2012 1 A New High Speed - Low Power 12 Transistor Full Design with GDI Technique Shahid Jaman, Nahian Chowdhury, Aasim
More informationISSN (PRINT): , (ONLINE): , VOLUME-3, ISSUE-8,
DESIGN OF SEQUENTIAL CIRCUITS USING MULTI-VALUED LOGIC BASED ON QDGFET Chetan T. Bulbule 1, S. S. Narkhede 2 Department of E&TC PICT Pune India chetanbulbule7@gmail.com 1, ssn_pict@yahoo.com 2 Abstract
More informationDesign of Robust and power Efficient 8-Bit Ripple Carry Adder using Different Logic Styles
Design of Robust and power Efficient 8-Bit Ripple Carry Adder using Different Logic Styles Mangayarkkarasi M 1, Joseph Gladwin S 2 1 Assistant Professor, 2 Associate Professor 12 Department of ECE 1 Sri
More informationDESIGN OF EXTENDED 4-BIT FULL ADDER CIRCUIT USING HYBRID-CMOS LOGIC
DESIGN OF EXTENDED 4-BIT FULL ADDER CIRCUIT USING HYBRID-CMOS LOGIC 1 S.Varalakshmi, 2 M. Rajmohan, M.Tech, 3 P. Pandiaraj, M.Tech 1 M.Tech Department of ECE, 2, 3 Asst.Professor, Department of ECE, 1,
More informationDesign and Analysis of Row Bypass Multiplier using various logic Full Adders
Design and Analysis of Row Bypass Multiplier using various logic Full Adders Dr.R.Naveen 1, S.A.Sivakumar 2, K.U.Abhinaya 3, N.Akilandeeswari 4, S.Anushya 5, M.A.Asuvanti 6 1 Associate Professor, 2 Assistant
More information