IMPROVED MESFET CHARACTERISATION FOR ANALOG CIRCUIT DESIGN AND ANKYSIS
|
|
- Melvin Harmon
- 5 years ago
- Views:
Transcription
1 Personal use of this material is permitted. However, permission to reprint or republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each authors copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
2 IMPROVED MESFET CHARACTERISATION FOR ANALOG CIRCUIT DESIGN AND ANKYSIS Anthony E. Parker and David J. Skellern School of Mathematics, Physics, Computing and Electronics, Macquarie University, Sydney Australia 2109 ABSTRACT The third derivative of MESFET drain current behavior is useful for device characterisation. It provides information necessary to devise a model to predict large-signal dynamic behavior with accuracy over an extended range of operating conditions. Extra parameters are proposed to define behavior in sub-threshold and triode operating regions. A continuously differentiable form that models third-order behavior correctly describes these regions. The result is an accurate large-signal model suitable for design and analysis of distortion and intermodulation in analog circuits. INTRODUCTION Circuit design and analysis are performed with the aid of device models. The models use a set of parameters as constants in equations that describe the electrical behavior of the devices. Characterisation of device behavior is usually accomplished by defining the model parameters to fit the results of electrical measurement. It is desirable to have a minimum set of parameters in a simple mathematical equation with each parameter being derivable from an associated measured property of device operation. For example, the pinch-off voltage parameter is associated with the gate-source potential that turns off the drain current. Basic MESFET models, which do provide simple mathematical descriptions using a small number of parameters, are included in various versions of SPICE (1-3). Values for the first-order parameters to suit particular operating conditions are obtained from characterisation based on standard measurements. Additional parameters are necessary to describe second-order behavior and extend accuracy to a wider range of operating conditions. For example, the pinch-off parameter, which is constant in the first-order model, actually varies with drainsource potential. An additional parameter, 7, defines this behavior in the model proposed by McCamant et al. (4). This paper proposes a further extension to the MESFET parameter set to model an even wider range of operating conditions and to accurately describe the third-order detail of a device. The resulting model provides a more accurate description of the triode and sub-threshold regions of operation. Comparison with measured third-order intermodulation shows that correct description of these extreme regions is necessary to model thirdorder behavior in the normal saturation region. This improves the prediction of intermodulation and distortion performance of analog circuit designs. THIRD-ORDER INTERMODULATION The level of third-order intermodulation is an important figure of merit in analog systems because the intermodulation products can fall in-band. For effective design evaluation it is necessary to accurately model the non-linearity that produces intermodulation. A MESFET fed with an input ui will produce an output U, proportional to its transconductance, g, and load resistance, RL: vo = VigmRL (1) When fed with two equal-power tones at frequencies fi and fz, transconductance non-linearity can produce a third-order intermodulation product at a frequency (2fi-fz). The power level of this product, PI,, is related to the output power of one of the tones, PO, by the third-order intercept defined as ZP3 =:PO -;PI, (5). A Taylor expansion of Eq. 1 reveals that the third-order intercept is given by In a common-source configuration, the transconductance of a MESFET is the derivative of drain current with respect to gate potential. Thus Eq. 2 implies that the third derivative of drain current must be correctly characterised to predict third-order intermodulation. A model suitable for this purpose is presented in the section following a description of existing models. Model parameters defining the sub-threshold and triode operating regions are implemented in a manner consistent with the results of intermodulation measurements. EXISTING MESFET MODELS Equation 3 is the generally accepted MESFET description proposed by McCamant et al. (4). Drain-source current, Ids, is described in terms of gate-source potential, Vas, and drain-source potential, V,. The six parameters in the description, B, Q, V, a, 6 and 7, characterise the device. The triode region of operation is GaAs IC Symposium - 225
3 16 0 \ I Fig. 1. Comparison of the third derivative of drain current in the saturation region described by the models given in Eqs 3 to 7. The parameters S and 7 have been set to zero. The new model (Eqs 5-7) is able to describe the zennwssing point. 04- I Fig. 2. Measured third-order intercept point of a typical 1 x 300 pm GaAs MESFET in common-source configuration. The test was performed with two tones at 100 and 110 MHz, a 3 V drain bias and 50 R source and load impedance. The data is referenced to the gate input (i.e. intercept level at the output divided by the gain). defined by a and is related to the saturation region by the hyperbolic tangent function?. Z, = PV," tanh( ayh) v, = v, -v, + yv& Equation 3 introduces an effective gate potential term, V, defined as the voltage above pinch-off between the gate and source terminals. In the sub-threshold region, where V, < 0, current is set to zero. The value of the exponent parameter, Q, dominates the third derivative of drain current. Typically Q has a value between 2 and 3, so the third derivative of drain current with respect to gate potential follows an inverse power law in the saturation region. The description proposed by Statz et al. (3), Eq. 4, fixes Q to a value of 2, but uses an additional parameter, b. Ids0 = - tanh(av,) 1+ bv, With the parameters available in Eqs 3 and 4, it is possible to characterise a device so that the models closely agree in their prediction of first- and second-order characteristics at particular operating points. However, the two models predict vastly different third-order behavior as shown in Fig. 1. The model parameters given for Eqs 3 and 4 in Fig. 1 are chosen to match dc characteristics and transconductance. Despite this match, the third derivatives of drain current differ. Our new model resolves this disparity by including a description of sub-threshold drain current. f The model is commonly implemented with a polynomial approximation of the hyperbolic tangent function. (3) (4) PROPOSED MESFET MODEL Fig. 2 shows the measured third-order intercept referenced to the gate terminal of a typical n-channel MESFET. The results show a discontinuity, with the intercept level rising sharply at a drain current of about 2 mk Equation 2 shows that this occurs when the second derivative of g, or equivalently the third derivative of drain current, passes through zero. Sub-threshold Region The low-current side of the discontinuity includes the subthreshold region where drain current reduces exponentially as the device pinches off. Since the behavior is exponential the third derivative in this region is positive. The high-current side of the discontinuity, or zero-crossing, therefore must have a negative third derivative. The total description of this behavior requires a smooth transition from a function of exponential form to another with a negative third derivative. MOSFET models use an exponential function of gate potential to describe current in a sub-threshold region, which is defined as having a gate potential less than a critical value (6). However in these models the derivatives are not necessarily continuous over the transition from the sub-threshold region to the high-current region. An alternative approach is to add a description of subthreshold current to the high-current equation by redefining the effective gate potential as The use of Eq. 5 provides a smooth and continuously differentiable transition between the high-current and subthreshold regions. As V,, is reduced the effective gate potential, V, reduces exponentially towards zero. The new sub-threshold voltage parameter, VIt, defines the rate of exponential decrease. A GaAs IC Symposium
4 model using this definition of V, will not abruptly pinch off. Instead, when V, < Vlt, the model will adopt an exponential subthreshold behavior. When V, is greater than V,,, which is typically 0.1 V, the original model's description of the high-current region is not significantly altered because V, = V,, - V,, + UV,. Saturation Region A good description of the high-current region in FET devices, which is used in Eq. 3, is a power law (7). However Fig. 1 shows that this incorrectly predicts a positive third derivative of drain current with respect to gate voltage. Equation 4 correctly predicts a negative derivative, but the hyperbolic tangent function is unsatisfactory in the triode region. An alternative is a modified power law: When VIi,,&d = min(vd,, V,), Eq. 6 is a general power-law description of the triode region that saturates when vd, = V,. The maximum value of VIimikd can be restricted to describe the early saturation phenomenon in short-channel MESFETs. In general, the description of the drain current in the saturation region depends on the maximum value of Vlimild as a function of V,. A simple function is shown in Eq. 7, which uses a parameter, K, to define the early saturation phenomenon. 1; I& [ d l Fig. 3. Measured and modeled gain of the MESFET described in Fig. 2. The measured data, squares, is predicted by both the model proposed by McCamant et al. (4), dotted line, and the new model, solid line. The two new parameters, Mt and 5 define the value of drainsource potential at which early saturation occurs. The definition uses the effective gate potential, V, and total channel-depletion potential, which is the difference between the gate-junction potential and the threshold potential parameter, V,. Equation 9 provides the flexibility necessary to fit the measured intermodulation measurements. The proposed definition of the effective drain-source potential uses a new parameter, P, which is effectively the exponent of the power law in the triode region: 60 (7) Small values of V, in Eq. 7 allow saturation at Vdr = V, whereas Vli~kd is restricted to K when V, is large. Fig. 1 shows the third derivative of Eq. 6, using Eqs 5 and 7, with parameters selected to give dc characteristics and transconductance close to that of the other two models shown. This new equation gives a smooth transition between normal and subthreshold regions with the expected zero-crossing point. This is the same trend found from s-parameter measurements (8). Triode &Pion As with a similar scheme used to model velocity saturation in MOSFETs (9), Eqs 6 and 7 produce a non-differentiable transition between the triode and saturation regions. The solution is to replace Eq. 7 with a function that smoothly limits V,imid: This function sets V&,,i&d equal to the effective drain-source potential, Vb,, but limits its maximum value asymptotically to V,. The drain current in the saturation region depends on V,,, which can be described in terms of V,: v, VI01 = 1+vg/(qvg+5(% -%,) (9) The independent control of the triode region exponent allows better fitting of the model to measured device characteristics (10). If P is equal to Q then Vht is simply equal to V,. Threshold Modulation and Freauenw DeDendence The term fl& in Eqs 3 and 5 describes pinch-off potential modulation by the drain voltage. The extent of this effect depends on the frequency of drain voltage variation because trapped charges, which reduce y, have time to form at low frequencies (11). This can be described by ac and de parameters, 70c and Ydc, and a running average of the drain-source potential, Vop, which is effectively the operating point of the FET. Altering the pinch-off modulation term allows yde to dominate at low frequency, where V, = Vh, and yw to dominate at high frequencies, where Vop is constant. The pinch-off modulation terms presented so far use linear scale factors with no units. It has been proposed that the modulation effect is proportional to -and the modulation parameter should have units V I R (12). The choice of a linear or non-linear modulation term has a significant influence on the predicted harmonic generation (11). The non-linear term, of the form 6 allows good fitting to dc characteristics of a MESFET without requiring the independent control of triode region given by Eq. 10. However, as described in the next section, third-order behavior dictates the use of the linear GaAs IC Symposium - 227
5 E m 20 z II I, [dl Fig. 4. Measured and modeled third-order intercept of the MESFET described in Fig. 2. The measured data, squares, is closely followed by the new model, solid line. The model proposed by McCamant et al. (4), dotted line, departs from the measurements at high currents and does not predict a discontinuity. Refer to the text for a description of the curve labeled A. form. COMPARISON WITH MEASUREMENT Figs 3 and 4 show measured gain and third-order intercept of a typical 1 pm x 300 pm n-channel MESFET at a drain bias of 3 V. The measurements were made using tones at 100 and 110 MHz with 50 Cl source and load impedances. Figs 3 and 4 also show simulations with the model proposed by McCamant et al. (41, based on Eq. 3, and the new model, based on Eqs 5, 6, The parameters of the two sets models were chosen so that they both follow the measured dc characteristics of the MESFET and the measured gain shown in Fig. 3. The new model gives a significantly improved prediction of the third-order intercept in the region at high drain current. The new model predicts the discontinuity in the third-order intercept because the addition of sub-threshold conduction gives a zero-crossing point in the third derivative. The sign of the third derivative is important because it affects the phase of third-order intermodulation and related harmonics. A model that predicts correct phase is vital for design of analog circuits that use cancellation techniques to reduce distortion. The independent description of the triode region allows simultaneous fitting of dc, gain and third-order characteristics. It does not appear possible to reduce the number of parameters in the new model and still obtain an adequate fit to the measured data. For example, curve A in Fig. 4 is representative of simplifying the triode region model either by eliminating Mg from Eq. 9 or using a hyperbolic tangent function. Curve A is also representative of using a non-linear pinch-off modulation term in Eq. 11 and setting P = Q in Eq. 10. In all cases the dc and gain characteristics can be modeled but there are insufficient parameters to fit the third-order intercept curve. CONCLUSION An improved MESFET model has been devised with information acquired from third-order intermodulation measurements. The inclusion of sub-threshold current and an independent triode region description extends the accuracy of the model to a wider range of operating conditions. The associated parameters are necessary to allow correct characterisation of device behavior. The new model allows significantly improved prediction of intermodulation and distortion performance vital to analog circuit design. This gives a better device description for assessing highperformance microwave and analog circuits in communications, signal processing, analog-digital interfaces and switching applications. ACKNOWLEDGMENTS The authors thank Allen Podell, Ed Stoneham and Mike Heimlich of Pacific Monolithics, Inc., Sunnyvale, CA., for provision of and permission to publish intermodulation measurements and modeling results. This work is funded by Macquarie University, the Australian Telecommunications and Electronics Research Board (ATERB), the Australian Research Council (ARC), and the Australian Commonwealth Scientific and Industrial Research Organisation (CSIRO) Division of Radiophysics. REFERENCES (1) W.R. Curtice, A MESFET Model for Use in the Design of GaAs Integrated Circuits, IEEE Trans. MTT, Vol. 28, No. 5, pp : May (2) W.R. Curtice and M. Ettenberg, A Non-linear GaAs FET Model for use in the Design of Output Circuits of Power Amplifiers, IEEE Trans. MTT, Vol. 36, No. 2, pp : Dec (3)H. Statz, P. Newman, W. Smith, R.A. Puce1 and H.A. Haus, GaAs FET Device and Circuit Simulation in SPICE, IEEE Trans. Electron Devices, Vol. 34, No. 2, pp : Feb (4)A.J. McCamant, G.D. McCormack and D.H. Smith, An Improved GaAs MESFET Model for SPICE, IEEE Trans. MTT, Vol. 38, No. 6, pp : June (5) S.A. Maas, Microwave Mixers, Artech House, pp : (6) P. Antognetti and G. Massobrio, Semiconductor Device Modeling with SPICE, McGraw-Hill, pp : (7) I. Richer and R.D. Middlebrook, Power-law Nature of Field- Effect Transistor Experimental Characteristics, Proc. IEEE, Vol. 51, NO. 8, pp : Aug (8) S.A. Maas and D. Neilson, Modeling GaAs MESFETs for Intermodulation Analysis, Microwave Journal, pp : May (9) P. Antognetti and G. Massobrio, Semiconductor Device Modeling with SPICE, McGraw-Hill, pp : (10) A.E. Parker and D.J. Skellern, work to be published. (11) A.E. Parker and D.J. Skellern, GaAs Device Modelling for Design and Applications, IEEE Int. Sym. on Circuits and Systems: Singapore, pp : June 11-14, (12) C.D. Hartgring, An Accurate JFETMESFET Model for Circuit Analysis, Solid-state Electronics, Pergamon Press, Vol. 25, NO. 3, pp : GaAs IC Symposium
Effect of Baseband Impedance on FET Intermodulation
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 51, NO. 3, MARCH 2003 1045 Effect of Baseband Impedance on FET Intermodulation James Brinkhoff, Student Member, IEEE, and Anthony Edward Parker,
More informationDEVICE DISPERSION AND INTERMODULATION IN HEMTs
DEVICE DISPERSION AND INTERMODULATION IN HEMTs James Brinkhoff and Anthony E. Parker Department of Electronics, Macquarie University, Sydney AUSTRALIA 2109, mailto: jamesb@ics.mq.edu.au ABSTRACT It has
More informationLecture 17 - Microwave Mixers
Lecture 17 - Microwave Mixers Microwave Active Circuit Analysis and Design Clive Poole and Izzat Darwazeh Academic Press Inc. Poole-Darwazeh 2015 Lecture 17 - Microwave Mixers Slide1 of 42 Intended Learning
More informationDetermining Timing for Isothermal Pulsed-bias S-parameter Measurements
Personal use of this material is permitted. However, permission to reprint or republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution
More informationMODERN microwave circuit performance is susceptible
Personal use of this material is permitted. However, permission to reprint or republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution
More informationBias and Frequency Dependence of FET Characteristics
588 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 51, NO. 2, FEBRUARY 2003 Bias and Frequency Dependence of FET Characteristics Anthony Edward Parker, Senior Member, IEEE, and James Grantley
More informationModeling the Drain Current of a PHEMT using the Artificial Neural Networks and a Taylor Series Expansion
International Journal of Innovation and Applied Studies ISSN 2028-9324 Vol. 10 No. 1 Jan. 2015 pp. 132-137 2015 Innovative Space of Scientific Research Journals http://www.ijias.issr-journals.org/ Modeling
More informationDigital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology
K. N. Toosi University of Technology Chapter 7. Field-Effect Transistors By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology http://wp.kntu.ac.ir/faradji/digitalelectronics.htm
More informationLecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and
Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body
More informationHighly linear common-gate mixer employing intrinsic second and third order distortion cancellation
Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran
More informationATF-531P8 900 MHz High Linearity Amplifier. Application Note 1372
ATF-531P8 9 MHz High Linearity Amplifier Application Note 1372 Introduction This application note describes the design and construction of a single stage 85 MHz to 9 MHz High Linearity Amplifier using
More informationField Effect Transistors
Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small
More informationA new nonlinear HEMT model allowing accurate simulation of very low IM 3 levels for high-frequency highly linear amplifiers design
A new nonlinear HEMT model allowing accurate simulation of very low IM 3 levels for high-frequency highly linear amplifiers design J. Lhortolary 1, C. Chang 1, T. Reveyrand 2, M. Camiade 1, M. Campovecchio
More informationThe Schottky Diode Mixer. Application Note 995
The Schottky Diode Mixer Application Note 995 Introduction A major application of the Schottky diode is the production of the difference frequency when two frequencies are combined or mixed in the diode.
More informationF7 Transistor Amplifiers
Lars Ohlsson 2018-09-25 F7 Transistor Amplifiers Outline Transfer characteristics Small signal operation and models Basic configurations Common source (CS) CS/CE w/ source/ emitter degeneration resistance
More informationBlack Box Modelling of Hard Nonlinear Behavior in the Frequency Domain
Jan Verspecht bvba Gertrudeveld 15 1840 Steenhuffel Belgium email: contact@janverspecht.com web: http://www.janverspecht.com Black Box Modelling of Hard Nonlinear Behavior in the Frequency Domain Jan Verspecht,
More informationApplication Note 5057
A 1 MHz to MHz Low Noise Feedback Amplifier using ATF-4143 Application Note 7 Introduction In the last few years the leading technology in the area of low noise amplifier design has been gallium arsenide
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationISSUES IN NONLINEAR CIRCUIT THEORY AND APPLICATION TO HIGH FREQUENCY LINEAR AMPLIFIER DESIGN
ISSUES IN NONLINEAR CIRCUIT THEORY AND APPLICATION TO HIGH FREQUENCY LINEAR AMPLIFIER DESIGN David G Haigh*, Danny R Webster*, Reza Ataei*,Tony E Parker and Jonathan B Scott *Department of Electronic &
More informationJFET 101, a Tutorial Look at the Junction Field Effect Transistor 8May 2007, edit 2April2016, Wes Hayward, w7zoi
JFET 101, a Tutorial Look at the Junction Field Effect Transistor 8May 2007, edit 2April2016, Wes Hayward, w7zoi FETs are popular among experimenters, but they are not as universally understood as the
More informationPreface Introduction p. 1 History and Fundamentals p. 1 Devices for Mixers p. 6 Balanced and Single-Device Mixers p. 7 Mixer Design p.
Preface Introduction p. 1 History and Fundamentals p. 1 Devices for Mixers p. 6 Balanced and Single-Device Mixers p. 7 Mixer Design p. 9 Monolithic Circuits p. 10 Schottky-Barrier Diodes p. 11 Schottky-Diode
More informationLecture-45. MOS Field-Effect-Transistors Threshold voltage
Lecture-45 MOS Field-Effect-Transistors 7.4. Threshold voltage In this section we summarize the calculation of the threshold voltage and discuss the dependence of the threshold voltage on the bias applied
More informationLecture 7: Distortion Analysis
EECS 142 Lecture 7: Distortion Analysis Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 7
More informationCHARACTERISING MICROWAVE TRANSISTOR DYNAMICS WITH SMALL-SIGNAL MEASUREMENTS
CHARACTERISING MICROWAVE TRANSISTOR DYNAMICS WITH SMALL-SIGNAL MEASUREMENTS Anthony E. Parker (1) and James G. Rathmell (2) (1) Department of Electronics, Macquarie University, Sydney AUSTRALIA 219, mailto:
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-7 High Frequency
More informationPrediction of IMD in LDMOS Transistor Amplifiers Using a New Large-Signal Model
2834 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 50, NO. 12, DECEMBER 2002 Prediction of IMD in LDMOS Transistor Amplifiers Using a New Large-Signal Model Christian Fager, Student Member,
More informationUNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.
UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Discussion #9 EE 05 Spring 2008 Prof. u MOSFETs The standard MOSFET structure is shown
More informationIntermodulation Distortion in Current-Commutating CMOS Mixers
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 35, NO. 10, OCTOBER 2000 1461 Intermodulation Distortion in Current-Commutating CMOS Mixers Manolis T. Terrovitis, Student Member, IEEE, and Robert G. Meyer,
More informationLINEAR INTEGRATED SYSTEMS, INC.
LINEAR INTEGRATED SYSTEMS, INC. 4042 Clipper Court Fremont, CA 94538-6540 sales@linearsystems.com A Linear Integrated Systems, Inc. White Paper Consider the Discrete JFET When You Have a Priority Performance
More information6. Field-Effect Transistor
6. Outline: Introduction to three types of FET: JFET MOSFET & CMOS MESFET Constructions, Characteristics & Transfer curves of: JFET & MOSFET Introduction The field-effect transistor (FET) is a threeterminal
More informationTHE rapid growth of portable wireless communication
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 46, NO. 3, MARCH 1999 231 Monolithic RF Active Mixer Design Keng Leong Fong, Member, IEEE, and Robert G. Meyer,
More informationPhase Jitter in MPSK Carrier Tracking Loops: Analytical, Simulation and Laboratory Results
Southern Illinois University Carbondale OpenSIUC Articles Department of Electrical and Computer Engineering 11-1997 Phase Jitter in MPSK Carrier Tracking Loops: Analytical, Simulation and Laboratory Results
More informationATF-531P8 E-pHEMT GaAs FET Low Noise Amplifier Design for 800 and 900 MHz Applications. Application Note 1371
ATF-31P8 E-pHEMT GaAs FET Low Noise Amplifier Design for 8 and 9 MHz Applications Application Note 1371 Introduction A critical first step in any LNA design is the selection of the active device. Low cost
More informationDesigning CMOS folded-cascode operational amplifier with flicker noise minimisation
Microelectronics Journal 32 (200) 69 73 Short Communication Designing CMOS folded-cascode operational amplifier with flicker noise minimisation P.K. Chan*, L.S. Ng, L. Siek, K.T. Lau Microelectronics Journal
More informationThree Terminal Devices
Three Terminal Devices - field effect transistor (FET) - bipolar junction transistor (BJT) - foundation on which modern electronics is built - active devices - devices described completely by considering
More informationGechstudentszone.wordpress.com
UNIT 4: Small Signal Analysis of Amplifiers 4.1 Basic FET Amplifiers In the last chapter, we described the operation of the FET, in particular the MOSFET, and analyzed and designed the dc response of circuits
More informationChristopher J. Barnwell ECE Department U. N. Carolina at Charlotte Charlotte, NC, 28223, USA
Copyright 2008 IEEE. Published in IEEE SoutheastCon 2008, April 3-6, 2008, Huntsville, A. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising
More informationControlling a DC-DC Converter by using the power MOSFET as a voltage controlled resistor
Controlling a DC-DC Converter by using the power MOSFET as a voltage controlled resistor Author Smith, T., Dimitrijev, Sima, Harrison, Barry Published 2000 Journal Title IEEE Transactions on Circuits and
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationDesign cycle for MEMS
Design cycle for MEMS Design cycle for ICs IC Process Selection nmos CMOS BiCMOS ECL for logic for I/O and driver circuit for critical high speed parts of the system The Real Estate of a Wafer MOS Transistor
More informationKOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS
KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS Most of the content is from the textbook: Electronic devices and circuit theory, Robert
More informationIENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)
ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET) LONG QUESTIONS (10 MARKS) 1. Draw the construction diagram and explain the working of P-Channel JFET. Also draw the characteristics curve and transfer
More informationNew LDMOS Model Delivers Powerful Transistor Library Part 1: The CMC Model
From October 2004 High Frequency Electronics Copyright 2004, Summit Technical Media, LLC New LDMOS Model Delivers Powerful Transistor Library Part 1: The CMC Model W. Curtice, W.R. Curtice Consulting;
More informationField Effect Transistors (FET s) University of Connecticut 136
Field Effect Transistors (FET s) University of Connecticut 136 Field Effect Transistors (FET s) FET s are classified three ways: by conduction type n-channel - conduction by electrons p-channel - conduction
More informationLow Voltage SC Circuit Design with Low - V t MOSFETs
Low Voltage SC Circuit Design with Low - V t MOSFETs Seyfi S. azarjani and W. Martin Snelgrove Department of Electronics, Carleton University, Ottawa Canada K1S-56 Tel: (613)763-8473, E-mail: seyfi@doe.carleton.ca
More informationReduced Current Class AB Radio Receiver Stages Using Novel Superlinear Transistors with Parallel NMOS and PMOS Transistors at One GHz
Copyright 2007 IEEE. Published in IEEE SoutheastCon 2007, March 22-25, 2007, Richmond, VA. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationUnit III FET and its Applications. 2 Marks Questions and Answers
Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric
More informationUNIT 3: FIELD EFFECT TRANSISTORS
FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are
More informationCircuit Simulation. LTSpice Modeling Examples
Power Stage Losses Conduction Losses MOSFETS IGBTs Diodes Inductor Capacitors R on r ce V F R dc ESR V ce R d Frequency Dependent Losses C oss Current C d tailing Reverse Recovery Skin Effect Core Loss
More information5.1 Introduction. transistor. Like the bipolar junction transistors (BJTs) we studied in Chapter 4,
5.1 Introduction In this chapter we introduce the second major type of transistor: the field-effect transistor. Like the bipolar junction transistors (BJTs) we studied in Chapter 4, field-effect transistors
More informationTransconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach
770 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach Anand Veeravalli, Student Member,
More informationA Spline Large-Signal FET Model Based on Bias-Dependent Pulsed I V Measurement
2598 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 50, NO. 11, NOVEMBER 2002 A Spline Large-Signal FET Model Based on Bias-Dependent Pulsed I V Measurement Kyoungmin Koh, Hyun-Min Park, and
More informationEE70 - Intro. Electronics
EE70 - Intro. Electronics Course website: ~/classes/ee70/fall05 Today s class agenda (November 28, 2005) review Serial/parallel resonant circuits Diode Field Effect Transistor (FET) f 0 = Qs = Qs = 1 2π
More informationFrequency-Dependent Distortion Mechanism in a Broadband Amplifier
Frequency-Dependent Distortion Mechanism in a Broadband Amplifier Jodi Steel, Anthony Parker Electronics Department, Macquarie University, Australia jodis, tonyp@ieee.org March 25, 1999 Abstract Investigation
More informationEmulation of junction field-effect transistors for real-time audio applications
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Emulation of junction field-effect transistors
More informationLOW CURRENT REFERENCES WITH SUPPLY INSENSITIVE BIASING
Annals of the Academy of Romanian Scientists Series on Science and Technology of Information ISSN 2066-8562 Volume 3, Number 2/2010 7 LOW CURRENT REFERENCES WITH SUPPLY INSENSITIVE BIASING Vlad ANGHEL
More informationUNIT I - TRANSISTOR BIAS STABILITY
UNIT I - TRANSISTOR BIAS STABILITY OBJECTIVE On the completion of this unit the student will understand NEED OF BIASING CONCEPTS OF LOAD LINE Q-POINT AND ITS STABILIZATION AND COMPENSATION DIFFERENT TYPES
More information(Refer Slide Time: 02:05)
Electronics for Analog Signal Processing - I Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology Madras Lecture 27 Construction of a MOSFET (Refer Slide Time:
More informationThis document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.
This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore. Title Going green for discrete power diode manufacturers Author(s) Tan, Cher Ming; Sun, Lina; Wang, Chase Citation
More informationGeng Ye U. N. Carolina at Charlotte
Linearization Conditions for Two and Four Stage Circuit Topologies Including Third Order Nonlinearities Thomas P. Weldon tpweldon@uncc.edu Geng Ye gye@uncc.edu Raghu K. Mulagada rkmulaga@uncc.edu Abstract
More informationFET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.
FET Field Effect Transistors ELEKTRONIKA KONTROL Basic structure Gate G Source S n n-channel Cross section p + p + p + G Depletion region Drain D Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya S Channel
More informationChapter VII. MIXERS and DETECTORS
Class Notes, 31415 RF-Communication Circuits Chapter VII MIXERS and DETECTORS Jens Vidkjær NB235 ii Contents VII Mixers and Detectors... 1 VII-1 Mixer Basics... 2 A Prototype FET Mixer... 2 Example VII-1-1
More informationQuadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell
1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature
More informationElectronics I. Last Time
(Rev. 1.0) Electronics I Lecture 28 Introduction to Field Effect Transistors (FET s) Muhammad Tilal Department of Electrical Engineering CIIT Attock Campus The logo and is the property of CIIT, Pakistan
More informationVoltage-variable attenuator MMIC using phase cancellation
Voltage-variable attenuator MMIC using phase cancellation C.E. Saavedra and B.R. Jackson Abstract: A new microwave voltage-variable attenuator integrated circuit operating from 1. GHz to 3.5 GHz with a
More informationA GHz MONOLITHIC GILBERT CELL MIXER. Andrew Dearn and Liam Devlin* Introduction
A 40 45 GHz MONOLITHIC GILBERT CELL MIXER Andrew Dearn and Liam Devlin* Introduction Millimetre-wave mixers are commonly realised using hybrid fabrication techniques, with diodes as the nonlinear mixing
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More information1 of 7 12/20/ :04 PM
1 of 7 12/20/2007 11:04 PM Trusted Resource for the Working RF Engineer [ C o m p o n e n t s ] Build An E-pHEMT Low-Noise Amplifier Although often associated with power amplifiers, E-pHEMT devices are
More informationUNIT 4 BIASING AND STABILIZATION
UNIT 4 BIASING AND STABILIZATION TRANSISTOR BIASING: To operate the transistor in the desired region, we have to apply external dec voltages of correct polarity and magnitude to the two junctions of the
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationA 3rd- and 5th-order intermodulation products generator for predistortion of base-station HPAs
Title A 3rd- and 5th-order intermodulation products generator for predistortion of base-station HPAs Author(s) Sun, XL; Cheung, SW; Yuk, TI Citation The 200 International Conference on Advanced Technologies
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 3 Field Effect Transistors Lecture-8 Junction Field
More informationOPTICAL TUNING RANGE COMPARISON OF UNIPLANAR ACTIVE INTEGRATED ANTENNA USING MESFET, GAAS HEMT AND PSEUDO1VIORPHIC HEMT
Fourth International Symposium on Space Terahertz Technology Page 149 OPTICAL TUNING RANGE COMPARISON OF UNIPLANAR ACTIVE INTEGRATED ANTENNA USING MESFET, GAAS HEMT AND PSEUDO1VIORPHIC HEMT Shigeo Kawasaki
More informationONE OF THE major issues in a power-amplifier design
2364 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 47, NO. 12, DECEMBER 1999 Large- and Small-Signal IMD Behavior of Microwave Power Amplifiers Nuno Borges de Carvalho, Student Member, IEEE,
More informationExperiment (1) Principles of Switching
Experiment (1) Principles of Switching Introduction When you use microcontrollers, sometimes you need to control devices that requires more electrical current than a microcontroller can supply; for this,
More informationAcademic and Research Staff. Prof. P. L. Penfield, Jr. Prof. D. H. Steinbrecher. Graduate Students
II. SOLID-STATE MICROWAVE ELECTRONICS Academic and Research Staff Prof. P. L. Penfield, Jr. Prof. D. H. Steinbrecher Graduate Students E. L. Caples R. H. S. Kwong D. F. Peterson A. Chu H. Po A. INTERMODULATION
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationField Effect Transistors (npn)
Field Effect Transistors (npn) gate drain source FET 3 terminal device channel e - current from source to drain controlled by the electric field generated by the gate base collector emitter BJT 3 terminal
More informationT he noise figure of a
LNA esign Uses Series Feedback to Achieve Simultaneous Low Input VSWR and Low Noise By ale. Henkes Sony PMCA T he noise figure of a single stage transistor amplifier is a function of the impedance applied
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationA Simplified Extension of X-parameters to Describe Memory Effects for Wideband Modulated Signals
Jan Verspecht bvba Mechelstraat 17 B-1745 Opwijk Belgium email: contact@janverspecht.com web: http://www.janverspecht.com A Simplified Extension of X-parameters to Describe Memory Effects for Wideband
More informationEasy and Accurate Empirical Transistor Model Parameter Estimation from Vectorial Large-Signal Measurements
Jan Verspecht bvba Gertrudeveld 1 184 Steenhuffel Belgium email: contact@janverspecht.com web: http://www.janverspecht.com Easy and Accurate Empirical Transistor Model Parameter Estimation from Vectorial
More informationLow-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity
Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.
More informationUNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press
UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth
More informationCHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)
CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs) INTRODUCTION - FETs are voltage controlled devices as opposed to BJT which are current controlled. - There are two types of FETs. o Junction FET (JFET) o Metal
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationUNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.
UNIT-I FIELD EFFECT TRANSISTOR 1. Explain about the Field Effect Transistor and also mention types of FET s. The Field Effect Transistor, or simply FET however, uses the voltage that is applied to their
More informationPERFORMANCE CHARACTERISTICS OF EPAD PRECISION MATCHED PAIR MOSFET ARRAY
TM ADVANCED LINEAR DEVICES, INC. e EPAD E N A B L E D PERFORMANCE CHARACTERISTICS OF EPAD PRECISION MATCHED PAIR MOSFET ARRAY GENERAL DESCRIPTION ALDxx/ALD9xx/ALDxx/ALD9xx are high precision monolithic
More informationField-Effect Transistor
Philadelphia University Faculty of Engineering Communication and Electronics Engineering Field-Effect Transistor Introduction FETs (Field-Effect Transistors) are much like BJTs (Bipolar Junction Transistors).
More informationLecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1
Lecture 13 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1 Outline Continue MOSFET Qualitative Operation epletion-type MOSFET Characteristics Biasing Circuits and Examples Enhancement-type
More informationAn introduction to Depletion-mode MOSFETs By Linden Harrison
An introduction to Depletion-mode MOSFETs By Linden Harrison Since the mid-nineteen seventies the enhancement-mode MOSFET has been the subject of almost continuous global research, development, and refinement
More informationTHE JFET. Script. Discuss the JFET and how it differs from the BJT. Describe the basic structure of n-channel and p -channel JFETs
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: Ist Year, Sem - IInd Subject: Electronics Paper No.: V Paper Title: Analog Circuits Lecture No.: 12 Lecture Title: Analog Circuits
More informationExperiment 5 Single-Stage MOS Amplifiers
Experiment 5 Single-Stage MOS Amplifiers B. Cagdaser, H. Chong, R. Lu, and R. T. Howe UC Berkeley EE 105 Fall 2005 1 Objective This is the first lab dealing with the use of transistors in amplifiers. We
More information244 Facta Universitatis ser.: Elec. & Energ. vol. 14, No. 2, August Introduction In telecommunications systems, the intermodulation (IM) espec
FACTA UNIVERSITATIS (NI»S) Series: Electronics and Energetics vol. 14, No. 2, August 2001, 243-252 A MULTICARRIER AMPLIFIER DESIGN LINEARIZED TROUGH SECOND HARMONICS AND SECOND-ORDER IM FEEDBACK This paper
More informationA Novel Frequency-Independent Third-Order Intermodulation Distortion Cancellation Technique for BJT Amplifiers
1176 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 9, SEPTEMBER 2002 A Novel Frequency-Independent Third-Order Intermodulation Distortion Cancellation Technique for BJT Amplifiers Mark P. van der
More informationAn 18 to 40GHz Double Balanced Mixer MMIC
An 18 to 40GHz Double Balanced Mixer MMIC Andy Dearn*, Liam Devlin*, Roni Livney, Sahar Merhav * Plextek Ltd, London Road, Great Chesterford, Essex, CB10 1NY, UK; (lmd@plextek.co.uk) Elisra Electronic
More informationAnalog Circuits and Systems
Analog Circuits and Systems Prof. K Radhakrishna Rao Lecture 10: Electronic Devices for Analog Circuits 1 Multipliers Multipliers provide multiplication of two input voltages or currents Multipliers can
More informationDesigning a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004
Designing a 960 MHz CMOS LNA and Mixer using ADS EE 5390 RFIC Design Michelle Montoya Alfredo Perez April 15, 2004 The University of Texas at El Paso Dr Tim S. Yao ABSTRACT Two circuits satisfying the
More information