Implementing DDC with the HERON-FPGA Family
|
|
- Claribel Fields
- 6 years ago
- Views:
Transcription
1 HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0) , Fax: (+44) (0) , URL: Implementing DDC with the HERON-FPGA Family Rev 1.0 R.Weir Introduction The HERON-FPGA family is ideal for many of the building blocks of digital communications. Providing large easily-programmed gate arrays, often combined with interface elements like ADC or DACs, they can be used to implement many system components. A fundamental part of many communications systems is Digital Down Conversion (DDC). This allows a signal to be shifted from its carrier (or IF) frequency down to baseband. The technique greatly reduces the amount of effort required for subsequent processing of the signal without loss of any of the information carried. This note describes how a DDC can be implemented in the HERON-FPGA or HERON-IO family. While the technology looks complex, it is actually very simple, and can be implemented extremely quickly. Theory of operation is not addressed here there is a separate paper from Hunt Engineering which introduces the concepts of the DDC. What Are We Implementing? Essentially, a DDC comprises an oscillator, generating a quadrature signal; a mixer, which multiplies the incoming signal by the local oscillator; and then filtering. This combination frequency-shifts the signal. Typically the frequency shift is the frequency of the local oscillator. Many systems will try and match the local oscillator to the carrier, shifting the received signal back to baseband. RF Fast ADC Complex Multiplier Low Pass Filter Decimator Complex Oscillator DDC Block Figure 3 - A Theoretical DDC Block Diagram Getting the Signal from the ADC The ADC will be implemented externally to the FPGA. If you re using a module with an integrated ADC, the support library supplied should provide a macro for interfacing to the ADC converter(s). If the module does not have an ADC, you will need to gather the data using the FIFO interfaces again using macros from the library supplied. The details of this are module dependent so are not discussed further here. Implementing The Local Oscillator & Mixer This is the first stage of the DDC. The local oscillator is a quadrature oscillator, generating a highly accurate and stable version of the carrier. The Xilinx Core Generator tool offers a Direct Digital Synthesiser or DDS which will implement this function.
2 There are a number of parameters to consider: 1) How accurate should the frequency control of the oscillator be? With a digital oscillator, you can specify very fine control at the expense of increased FPGA utilisation. 2) Do you need to program the phase of the oscillator? To what resolution? 3) How much noise can you tolerate in the oscillator s output? Any noise will be passed through the mixer into the DDC s filters, and will add to the system s noise floor. You may want to analyse this. With this information, you can move to generating a core with the Xilinx toolset. The best approach is to generate the biggest DDS you can squeeze into the FPGA, but record the parameters you use. If you need to optimise the design later, you can regenerate the core with (for example) reduced frequency accuracy to increase speed. Similarly, the mixer is implemented as a pair of hard-coded multipliers. It is usually not worth trying to implement the mixer in a single multiplier. Ensure that the outputs are registered, and select the pipelined multiplier option. It should now be a simple matter to connect the oscillator to two of the multiplier inputs, while the ADC can go on the other input. Filtering & Decimation There are two main classes of DDC wideband and narrowband, differentiated by their decimation ratios. As a rough guide, if the decimation ratio is less than 32, consider the DDC wideband; if 32 or more, the DDC is narrowband. The filtering we will perform is different for narrowband or wideband, so is tackled separately. However, the decimators can be treated identically for wideband or narrowband systems. Note also that in some systems it may make sense to combine wideband and narrowband DDCs. For example, in a GSM system which uses 8 carriers, a wideband DDC could be used to shift the carriers down to a moderate frequency. This could be done using a simple oscillator no complex components. 8 narrowband DDCs could then be used to select the individual carriers. The theory is the same Filtering for Wideband DDCs With a wideband signal, we are typically reducing the sampling rate by a small amount, and the data output rate is large. Note that the output rate of a wideband DDC should be checked as part of your overall system design. In some systems that data rate will be significant, and could saturate a DSP processor if that is meant to be receiving it. The main challenge of a wideband receiver is getting enough processing to filter the signal. All the processing is performed at a fairly high rate, often 20-40MHz. Because of this, the filters tend to be very gate-intensive; a single wideband channel will typically consume more of an FPGA than several narrowband channels. Each design has different requirements. However the following is a rough guide to implementing the filter. The filter is best implemented as an FIR, and in fact the best approach is to use a multi-rate FIR. This may sound complex, but in fact a multi-rate FIR is simply an efficient way of implementing large filters with decimation. Imagine we need to implement a large filter at a high sampling rate, before decimating the signal. We could implement a 128-tap filter at 100MHz, but this would require a lot of multipliers and a huge FPGA. However, suppose we split the filter. The first filter can perform enough filtering to allow us to perform some decimation. The second filter is now operating at a much reduced sampling rate. Typically by splitting the filter in this way we can reduce the number of taps in the filter, and reduce the sampling rate that some of these taps operate it. Both reduce the amount of FPGA resource we require to build the filter. So, to implement your filter: start with a simple FIR. This stage should have a small number of taps - if you are operating at a high sampling rate, each FPGA multiplier will implement a very small number of taps. Use symmetric FIRs here the processing load is about half a non-symmetric filter, and the core generator provides this as an option. Regardless of which FPGA you are using, this stage will take a lot of silicon! The filter s bandwidth should match the output bandwidth of the DDC, but don t worry too much about the filter s performance later filters will improve this. (Note: the output bandwidth is the band that we re interested in typically only a few hundred KHz wide) Immediately after this filter, decimate the signal by 2, and implement a larger filter. Again, the filter s bandwidth should match the DDC output bandwidth. This will improve the response of the first filter. You can afford to have more taps in this stage, as the sampling rate is lower.
3 If you are operating a low decimation ratio, this could be all you have to do. That means that these filters have to have more taps than if we can use an additional stage. Experiment by trying cascades of filters with varying numbers of taps you will probably have to do this iteratively, using the Xilinx tools to try several different scenarios. For higher decimation ratios (e.g. 8 and up), you can afford to use a third stage filter. This can have significantly more taps than the first two, as each multiplier here can implement at least 4x as many taps as in the first stage. Again, you will want to experiment with the layout of the filters to see what gives best performance. Filtering for Narrowband DDCs Narrowband DDCs have a different set of challenges. With these, we need filters that can allow large decimation ratios without consuming too much of the FPGA. A very useful filter here is the Comb- Integrator Cascade filter, or CIC filter. This filter has remarkable properties it can implement decimation within the filter, and it provides a steep cut-off for relatively few stages. Best of all, it is implemented using only adders and delays, which makes it very well suited to FPGA implementation. The CIC has one failing it has a lot of droop in its passband, and serious ripples in its stopband. However, we can compensate for these with additional filtering of its output. Because of the need for additional filtering on a CIC s output, it is at its best with large decimation ratios. The larger the decimation ratio, the smaller the overhead of the filters used to compensate for the CIC. This makes it unsuitable for the wideband DDC we looked at earlier as the compensation filter becomes significant. However, for the narrowband DDC, it is ideal as a first stage. We would then follow that with a multirate FIR filter, as with the wideband DDC. Now, we can use as many taps as a single multiplier will allow. Generally a two-stage FIR works well, decimating by 2 between the stages. For many applications, 23 taps will work well in the first filter, and should be realisable with a single multiplier design; while 63 would be ideal in the second. Again, use symmetric FIRs to reduce the processing load. Designing the Filters Everybody has their own favourite way of designing filters. Some will simulate the filters in Matlab or one of the other commercial packages; others may use one of the on-line tools, such as the filter design package at In all cases, studying the datasheets of commercially available DDC devices can give some guidance many of these detail the procedures for designing a DDC filter chain, and often list the coefficients. These filters may be copyright protected, but they will give good guidance on design. The CIC doesn t really need designed you just need to calculate the word length required in the integrator s accumulators. Be careful here the CIC needs surprisingly big accumulators due to huge wordlength growth. The size of the accumulator is dependent on the number of stages in the filter and the decimation ratio check the references if you need help on this. Implementing the Filters Once you have the filters designed, implement them. For the CIC, it is best to implement this from scratch although there is a 5-stage CIC included in the example for this white paper. Be aware that the CIC s wordlength is dependent on the decimation ratio though the example CIC will overflow on larger decimation ratios. It is easily modified for longer wordlengths. For the FIRs, we will again us the Xilinx Core Generator tool this allows you to specify the parameters of the filter and it will generate an FPGA core to match. Make sure you keep a record of the settings you use this may well be an iterative process if you need to optimize the design for speed or size, and knowing what you asked for will help immensely! The Xilinx tool will even generate decimating FIRs for you. Specify the decimation ratio, and the output will signal a valid sample at the decimated output rate an incredibly powerful tool for this type of work. Note that the Xilinx FIR tool also allows you to specify the number of clocks per output sample. Make sure you specify the maximum number of clocks; that way, the tools will be able to use the least possible amount of FPGA resource to implement your filter. Note that in a multi-rate filter, the later stages will have more clocks per output than the early stages! Once the filters have been generated, they ll be in the library for your Xilinx design. Build up the DDC s processing chain. It is worth registering the data along the chain (specify the register output option on the filters). Make sure the system clock is connected to all elements we ll see how to control the DDC in just a moment.
4 The Decimator The final decimator can be implemented within the last FIR stage, if the decimation ratio is an integer. To do this, simply specify the required decimation ratio as part of the filter design. However, you may require a non-integer decimation ratio, or you may require a variable decimation ratio. In these cases, we must treat the decimator as a separate block. For non-integer decimation, run the FIR Core Generator one more time. Select an interpolating filter; this will automatically increase the sampling rate by the given amount. Place this in your design. The decimator can now be implemented as a register & counter. An example of this type of decimator can be found in the middle of the CIC filter used in this example. The Output Stages Finally, we will pass the output of the DDC to the HERON FIFOs. There is a decision to be made here, depending on your system design should you use blocking or non-blocking communications? Generally this is a system issue: In BLOCKING communications, the DDC will not send data to the FIFO if the FIFO is full. This prevents any data loss between the DDC and the FIFO. However, the knock-on effect is that data will be lost at the ADC. In NON-BLOCKING communications, the DDC will keep sending data to the FIFO even if the FIFO is full. This will result in a FIFO overflow. Again, data will be lost. Control over the DDC is simpler, but the data in the FIFO is now invalid. For most systems, the designer will work hard to ensure that FIFO overflow never occurs. In view of this, we d recommend non-blocking mode; however, blocking mode may allow easier testing of the system in non-real time. Controlling the Data Flow For most DDC systems, there is no need to control the data flow simply connect the output of each stage together. Then, on the high-speed sections, samples are processed on every clock; while on the lower speed sections, the Data Ready strobes of each stage can be used to clock the data into the next stage. If however the blocking communications model is adopted (as in the case of the example) we need to be able to stop the DDC s processing chain. This can be achieved using the Clock Enable inputs of each block. Use the example to see how this is achieved.
5 The Example The example implements a simple DDC. It has not been optimised, and was implemented by someone unfamiliar with the Xilinx toolset as a self-teach tutorial. Including learning the tools, it took a couple of days to implement and test. Features of the example include: Narrowband DDC for Heron-FPGA Local oscillator with quadrature output and fine control over frequency Local oscillator programmable via HERON FIFO interface 5-stage CIC filter, suitable for decimation in the range of 4-32 CIC decimation ratio programmable over FIFO interface 1 st stage symmetric FIR with 23 taps and fixed decimate by 2 2 nd stage symmetric FIR with 63 taps, again fixed decimate by 2 Blocking-mode interface to the HERON communications FIFOs This example, while implemented very quickly, is a versatile DDC with a feature set not dissimilar to several commercial DDC chips. It is suitable for implementation in a 150K-gate Xilinx Virtex device, although could be implemented with a lower specification in smaller devices. Features that could be added include an interpolator on the output for non-integer decimation ratios, and an output decimator. However, these are simple to add and are quite application specific. The example is on the Hunt Engineering CD, in the getting started with FPGA section under general examples.
6 Further Reading There are many aspects of DDCs and the HERON system that we have touched on lightly in this tutorial. Try the following for more information: System Documentation. Every HERON system is supplied with a system configuration document describing the modules installed and the FIFO interfaces used. This is an excellent starting point for understanding your system. Manuals. CIC Filters DDC Chips Make sure you read the manuals for the carrier and FPGA module you are using. If you are using a DSP module for the tutorial, you should read the documentation for that too. Specifically, look at the sections on HERON FIFOs, and the configurations your system supports. The original paper on CIC filters is a mathematical work of art however, that doesn t make it useful to engineering purposes! A lighter introduction is available at: DSPGuru This references Hogenauer s original paper, but it s not strictly necessary to understand all the maths to get a CIC working! Take a look at how the fixed-function DDC chips are structured. Many of these are overkill they have to be as they need to match the needs of many users, while your design can be application specific. You can still learn from them; Graychip in particular have excellent datasheets: Graychip Xilinx Documentation We use the Xilinx FPGA tools to build & modify the FPGA program, and these will be your main development environment as you move forward with your own HERON-FPGA programs. These are powerful tools, well beyond the scope of this document to describe.
Digital Down Converter Demo/Framework for HERON modules with FPGA Rev 1.2 T.Hollis 11/05/05
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.co.uk http://www.hunteng.co.uk http://www.hunt-dsp.com
More informationDigital Filters Using the TMS320C6000
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)278 76088, Fax: (+44) (0)278 76099, Email: sales@hunteng.demon.co.uk URL: http://www.hunteng.co.uk Digital
More informationImage processing with the HERON-FPGA Family
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.co.uk http://www.hunteng.co.uk http://www.hunt-dsp.com
More informationPRODUCT HOW-TO: Building an FPGA-based Digital Down Converter
PRODUCT HOW-TO: Building an FPGA-based Digital Down Converter By Richard Kuenzler and Robert Sgandurra Embedded.com (06/03/09, 06:37:00 AM EDT) The digital downconverter (DDC) has become a cornerstone
More informationKeywords: CIC Filter, Field Programmable Gate Array (FPGA), Decimator, Interpolator, Modelsim and Chipscope.
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.25 September-2014, Pages:5002-5008 VHDL Implementation of Optimized Cascaded Integrator Comb (CIC) Filters for Ultra High Speed Wideband Rate
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationPLC2 FPGA Days Software Defined Radio
PLC2 FPGA Days 2011 - Software Defined Radio 17 May 2011 Welcome to this presentation of Software Defined Radio as seen from the FPGA engineer s perspective! As FPGA designers, we find SDR a very exciting
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationCHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR
95 CHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR 4. 1 INTRODUCTION Several mobile communication standards are currently in service in various parts
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationTHE FPGA AS A FLEXIBLE AND LOW-COST DIGITAL SOLUTION FOR WIRELESS BASE STATIONS
THE FPGA AS A FLEXIBLE AND LOW-COST DIGITAL SOLUTION FOR WIRELESS BASE STATIONS March 2007 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationFPGA Based 70MHz Digital Receiver for RADAR Applications
Technology Volume 1, Issue 1, July-September, 2013, pp. 01-07, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 FPGA Based 70MHz Digital Receiver for RADAR Applications ABSTRACT Dr. M. Kamaraju
More informationDECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE
DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE Abstract The demand for new telecommunication services requiring higher capacities, data rates and different operating modes have
More informationHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,
More informationIP-DDC Channel Digital Downconversion Core for FPGA FEATURES DESCRIPTION APPLICATIONS IMPLEMENTATION SUPPORT HARDWARE SUPPORT
128 Channel Digital Downconversion Core for FPGA v1.0 FEATURES 128 individually tuned DDC channels 16 bit 200MHz input Tuning resolution Fs/2^32 SFDR 96 db for 16 bits input Decimation range from 512 to
More informationImplementation of CIC filter for DUC/DDC
Implementation of CIC filter for DUC/DDC R Vaishnavi #1, V Elamaran #2 #1 Department of Electronics and Communication Engineering School of EEE, SASTRA University Thanjavur, India rvaishnavi26@gmail.com
More informationDDC_DEC. Digital Down Converter with configurable Decimation Filter Rev Block Diagram. Key Design Features. Applications. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL Core 16-bit signed input/output samples 1 Digital oscillator with > 100 db SFDR Digital oscillator phase resolution of 2π/2
More informationThe Application of System Generator in Digital Quadrature Direct Up-Conversion
Communications in Information Science and Management Engineering Apr. 2013, Vol. 3 Iss. 4, PP. 192-19 The Application of System Generator in Digital Quadrature Direct Up-Conversion Zhi Chai 1, Jun Shen
More informationDesign and Implementation of Digital Signal Processing Hardware for a Software Radio Reciever
Utah State University DigitalCommons@USU All Graduate Theses and Dissertations Graduate Studies 5-2008 Design and Implementation of Digital Signal Processing Hardware for a Software Radio Reciever Jake
More informationA PROTOTYPING OF SOFTWARE DEFINED RADIO USING QPSK MODULATION
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationA Simulation of Wideband CDMA System on Digital Up/Down Converters
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com A Simulation of Wideband CDMA System
More informationAnalysis and Implementation of a Digital Converter for a WiMAX System
Analysis and Implementation of a Digital Converter for a WiMAX System Sherin A Thomas School of Engineering and Technology Pondicherry University Puducherry-605 014, India sherinthomas1508 @gmail.com K.
More informationThe Loss of Down Converter for Digital Radar receiver
The Loss of Down Converter for Digital Radar receiver YOUN-HUI JANG 1, HYUN-IK SHIN 2, BUM-SUK LEE 3, JEONG-HWAN KIM 4, WHAN-WOO KIM 5 1-4: Agency for Defense Development, Yuseong P.O. Box 35, Daejeon,
More informationRealization of Programmable BPSK Demodulator-Bit Synchronizer using Multirate Processing
International Journal of Electrical and Computer Engineering (IJECE) Vol. 4, No. 3, June 2014, pp. 433~440 ISSN: 2088-8708 433 Realization of Programmable BPSK Demodulator-Bit Synchronizer using Multirate
More informationECE 6560 Multirate Signal Processing Chapter 13
Multirate Signal Processing Chapter 13 Dr. Bradley J. Bazuin Western Michigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 1903 W. Michigan Ave.
More informationFully synthesised decimation filter for delta-sigma A/D converters
International Journal of Electronics Vol. 97, No. 6, June 2010, 663 676 Fully synthesised decimation filter for delta-sigma A/D converters Hyungdong Roh, Sanho Byun, Youngkil Choi, and Jeongjin Roh* The
More informationSoftware Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA G.C.Kudale 1, Dr.B.G.Patil 2, K. Aurobindo 3 1PG Student, Department of Electronics Engineering, Walchand College of Engineering, Sangli, Maharashtra, 2Associate
More informationImplementation of Frequency Down Converter using CORDIC Algorithm on FPGA
Implementation of Frequency Down Converter using CORDIC Algorithm on FPGA Yogendra Kr. Upadhyaya #1 Electronics and Communication Engineering ational Institute of Technology Kurukshetra Haryana, IDIA Dr.
More informationWideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA
Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA By Raajit Lall, Abhishek Rao, Sandeep Hari, and Vinay Kumar Spectral measurements for some of the Multiple
More informationECE 6560 Multirate Signal Processing Chapter 11
ultirate Signal Processing Chapter Dr. Bradley J. Bauin Western ichigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 903 W. ichigan Ave. Kalamaoo
More informationInterpolation Filters for the GNURadio+USRP2 Platform
Interpolation Filters for the GNURadio+USRP2 Platform Project Report for the Course 442.087 Seminar/Projekt Signal Processing 0173820 Hermann Kureck 1 Executive Summary The USRP2 platform is a typical
More informationDigital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski
Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control
More informationSampling. A Simple Technique to Visualize Sampling. Nyquist s Theorem and Sampling
Sampling Nyquist s Theorem and Sampling A Simple Technique to Visualize Sampling Before we look at SDR and its various implementations in embedded systems, we ll review a theorem fundamental to sampled
More informationVLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications
UCSI University From the SelectedWorks of Dr. oita Teymouradeh, CEng. 26 VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/3/
More informationDIGITAL DOWN/UP CONVERTERS FUNDAMENTALS. TEXAS INSTRUMENTS - WIRELESS RADIO PRODUCTS GROUP Joe Quintal
DDC/DUC Fundamentals Application Note Page 1 of 60 DIGITAL DOWN/UP CONVERTERS FUNDAMENTALS TEXAS INSTRUMENTS - WIRELESS RADIO PRODUCTS GROUP Joe Quintal DDC/DUC Fundamentals Application Note Page 2 of
More informationAn Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers
An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers 1) SINTEF Telecom and Informatics, O. S Bragstads plass 2, N-7491 Trondheim, Norway and Norwegian
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students FIG-2 Winter/Summer Training Level 1 (Basic & Mandatory) & Level 1.1 continues. Winter/Summer Training
More informationProgrammable Decimation Filter Design For Multi-Standards Software Defined Radio (SDR) Reciever
International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 8958, Volume-3, Issue-2, December 2013 Programmable Decimation Filter Design For Multi-Standards Software Defined Radio (SDR)
More informationFPGA based Uniform Channelizer Implementation
FPGA based Uniform Channelizer Implementation By Fangzhou Wu A thesis presented to the National University of Ireland in partial fulfilment of the requirements for the degree of Master of Engineering Science
More informationDesign of a Low Power and Area Efficient Digital Down Converter and SINC Filter in CMOS 90-nm Technology
Wright State University CORE Scholar Browse all Theses and Dissertations Theses and Dissertations 2011 Design of a Low Power and Area Efficient Digital Down Converter and SINC Filter in CMOS 90-nm Technology
More informationAUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS
AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS Satish Mohanakrishnan and Joseph B. Evans Telecommunications & Information Sciences Laboratory Department of Electrical Engineering
More informationKeywords: Adaptive filtering, LMS algorithm, Noise cancellation, VHDL Design, Signal to noise ratio (SNR), Convergence Speed.
Implementation of Efficient Adaptive Noise Canceller using Least Mean Square Algorithm Mr.A.R. Bokey, Dr M.M.Khanapurkar (Electronics and Telecommunication Department, G.H.Raisoni Autonomous College, India)
More informationImplementation of Decimation Filter for Hearing Aid Application
Implementation of Decimation Filter for Hearing Aid Application Prof. Suraj R. Gaikwad, Er. Shruti S. Kshirsagar and Dr. Sagar R. Gaikwad Electronics Engineering Department, D.M.I.E.T.R. Wardha email:
More informationReceiver Architectures - Part 2. Increasing the role of DSP in receiver front-ends
ELT-44007/RxArch2/1 Receiver Architectures - Part 2 Increasing the role of DSP in receiver front-ends Markku Renfors Laboratory of Electronics and Communications Engineering Tampere University of Technology,
More informationOn-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications
On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications Rozita Teymourzadeh & Prof. Dr. Masuri Othman VLSI Design Centre BlokInovasi2, Fakulti Kejuruteraan, University Kebangsaan
More informationELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises
ELT-44006 Receiver Architectures and Signal Processing Fall 2014 1 Mandatory homework exercises - Individual solutions to be returned to Markku Renfors by email or in paper format. - Solutions are expected
More informationMultistage Implementation of 64x Interpolator
ISSN: 78 33 Volume, Issue 7, September Multistage Implementation of 6x Interpolator Rahul Sinha, Scholar (M.E.), CSIT DURG. Sonika Arora, Associate Professor, CSIT DURG. Abstract This paper presents the
More informationAn FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters
An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters Ali Arshad, Fakhar Ahsan, Zulfiqar Ali, Umair Razzaq, and Sohaib Sajid Abstract Design and implementation of an
More informationMulti-Channel FIR Filters
Chapter 7 Multi-Channel FIR Filters This chapter illustrates the use of the advanced Virtex -4 DSP features when implementing a widely used DSP function known as multi-channel FIR filtering. Multi-channel
More informationELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018
TUT/ICE 1 ELT-44006 Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018 General idea of these Model Questions is to highlight the central knowledge expected to be known
More informationApplication of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering
Application of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering Vishal Awasthi, Krishna Raj Abstract In many communication and signal processing systems, it is highly desirable to implement
More informationDesign Of Multirate Linear Phase Decimation Filters For Oversampling Adcs
Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs Phanendrababu H, ArvindChoubey Abstract:This brief presents the design of a audio pass band decimation filter for Delta-Sigma analog-to-digital
More informationUPCOMING EVENTS Auction 2/24/2018 1:30-4:00 PM Clean out the extra stuff in the shack and make some money.
MOUNTAIN SPARK GAPS NPARC The Radio Club for the Watchung Mountain Area Website: http://www.nparc.org Club Calls: N2XJ, W2FMI Facebook: New Providence Amateur Radio Club ((NPARC) VOLUME 53 NO. 1 January
More informationThird-Method Narrowband Direct Upconverter for the LF / MF Bands
Third-Method Narrowband Direct Upconverter for the LF / MF Bands Introduction Andy Talbot G4JNT February 2016 Previous designs for upconverters from audio generated from a soundcard to RF have been published
More informationLow-Power Implementation of a Fifth-Order Comb Decimation Filter for Multi-Standard Transceiver Applications
Low-Power Implementation of a Fifth-Order Comb ecimation Filter for Multi-Standard Transceiver Applications Yonghong Gao and Hannu Tenhunen Electronic System esign Laboratory, Royal Institute of Technology
More informationReal-Time Digital Down-Conversion with Equalization
Real-Time Digital Down-Conversion with Equalization February 20, 2019 By Alexander Taratorin, Anatoli Stein, Valeriy Serebryanskiy and Lauri Viitas DOWN CONVERSION PRINCIPLE Down conversion is basic operation
More informationMitch Gollub Jay Nadkarni Digant Patel Sheldon Wong 5/6/14 Capstone Design Project: Final Report Multirate Filter Design
Mitch Gollub Jay Nadkarni Digant Patel Sheldon Wong 5/6/14 Capstone Design Project: Final Report Multirate Filter Design Introduction The goal of this Capstone Design project is to explore a set of reliable
More informationPre-distortion. General Principles & Implementation in Xilinx FPGAs
Pre-distortion General Principles & Implementation in Xilinx FPGAs Issues in Transmitter Design 3G systems place much greater requirements on linearity and efficiency of RF transmission stage Linearity
More informationLow-Power Decimation Filter Design for Multi-Standard Transceiver Applications
i Low-Power Decimation Filter Design for Multi-Standard Transceiver Applications by Carol J. Barrett Master of Science in Electrical Engineering University of California, Berkeley Professor Paul R. Gray,
More informationRapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer
Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer Application note (ASN-AN026) October 2017 (Rev B) SYNOPSIS SDR (Software Defined Radio)
More informationAudio Sample Rate Conversion in FPGAs
Audio Sample Rate Conversion in FPGAs An efficient implementation of audio algorithms in programmable logic. by Philipp Jacobsohn Field Applications Engineer Synplicity eutschland GmbH philipp@synplicity.com
More informationBlock Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core -bit signed input samples gain seed 32 dithering use_complex Accepts either complex (I/Q) or real input samples Programmable
More informationA Comparison of Two Computational Technologies for Digital Pulse Compression
A Comparison of Two Computational Technologies for Digital Pulse Compression Presented by Michael J. Bonato Vice President of Engineering Catalina Research Inc. A Paravant Company High Performance Embedded
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationSection 1. Fundamentals of DDS Technology
Section 1. Fundamentals of DDS Technology Overview Direct digital synthesis (DDS) is a technique for using digital data processing blocks as a means to generate a frequency- and phase-tunable output signal
More informationEECS 452 Midterm Closed book part Winter 2013
EECS 452 Midterm Closed book part Winter 2013 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Closed book
More informationLLRF4 Evaluation Board
LLRF4 Evaluation Board USPAS Lab Reference Author: Dmitry Teytelman Revision: 1.1 June 11, 2009 Copyright Dimtel, Inc., 2009. All rights reserved. Dimtel, Inc. 2059 Camden Avenue, Suite 136 San Jose, CA
More informationMultiplierless Multi-Standard SDR Channel Filters
Multiplierless Multi-Standard SDR Channel Filters Douglas L. Maskell, A.P. Vinod and Graham S. Woods School of Computer Engineering Nanyang Technological University, Singapore James Cook University, Townsville,
More informationCHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER
87 CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 4.1 INTRODUCTION The Field Programmable Gate Array (FPGA) is a high performance data processing general
More informationAppendix B. Design Implementation Description For The Digital Frequency Demodulator
Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the
More informationIJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 06, 2017 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 06, 2017 ISSN (online): 2321-0613 Realization of Variable Digital Filter for Software Defined Radio Channelizers Geeta
More informationDSP Dude: A DSP Audio Pre-Amplifier
DSP Dude: A DSP Audio Pre-Amplifier 6.111 Project Proposal Yanni Coroneos and Valentina Chamorro Overview Our goal with this project is to make a digital signal processor for audio that a user can easily
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationAN FPGA IMPLEMENTATION OF ALAMOUTI S TRANSMIT DIVERSITY TECHNIQUE
AN FPGA IMPLEMENTATION OF ALAMOUTI S TRANSMIT DIVERSITY TECHNIQUE Chris Dick Xilinx, Inc. 2100 Logic Dr. San Jose, CA 95124 Patrick Murphy, J. Patrick Frantz Rice University - ECE Dept. 6100 Main St. -
More informationInstruction Manual DFP2 Digital Filter Package
Instruction Manual DFP2 Digital Filter Package Digital Filter Package 2 Software Instructions 2017 Teledyne LeCroy, Inc. All rights reserved. Unauthorized duplication of Teledyne LeCroy, Inc. documentation
More informationQAM Receiver Reference Design V 1.0
QAM Receiver Reference Design V 10 Copyright 2011 2012 Xilinx Xilinx Revision date ver author note 9-28-2012 01 Alex Paek, Jim Wu Page 2 Overview The goals of this QAM receiver reference design are: Easily
More informationPerformance Analysis of FIR Filter Design Using Reconfigurable Mac Unit
Volume 4 Issue 4 December 2016 ISSN: 2320-9984 (Online) International Journal of Modern Engineering & Management Research Website: www.ijmemr.org Performance Analysis of FIR Filter Design Using Reconfigurable
More informationDigital Self Excited Loop Implementation and Experience. Trent Allison Curt Hovater John Musson Tomasz Plawski
Digital Self Excited Loop Implementation and Experience Trent Allison Curt Hovater John Musson Tomasz Plawski Overview Why Self Excited Loop? Algorithm Building Blocks Hardware and Sampling Digital Signal
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationDigital Front-End for Software Defined Radio Wideband Channelizer
Digital Front-End for Software Defined Radio Wideband Channelizer Adedotun O. Owojori Federal University of Technology, Akure Dept of Elect/Elect School of Eng & Eng Technology Temidayo O. Otunniyi Federal
More informationStratix II DSP Performance
White Paper Introduction Stratix II devices offer several digital signal processing (DSP) features that provide exceptional performance for DSP applications. These features include DSP blocks, TriMatrix
More informationComparison of Different Techniques to Design an Efficient FIR Digital Filter
, July 2-4, 2014, London, U.K. Comparison of Different Techniques to Design an Efficient FIR Digital Filter Amanpreet Singh, Bharat Naresh Bansal Abstract Digital filters are commonly used as an essential
More informationDIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS
DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS Item Type text; Proceedings Authors Hicks, William T. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationBunch-by-Bunch Broadband Feedback for the ESRF
Bunch-by-Bunch Broadband Feedback for the ESRF ESLS RF meeting / Aarhus 21-09-2005 J. Jacob, E. Plouviez, J.-M. Koch, G. Naylor, V. Serrière Goal: Active damping of longitudinal and transverse multibunch
More informationUsing a COTS SDR as a 5G Development Platform
February 13, 2019 Bob Muro, Pentek Inc. Using a COTS SDR as a 5G Development Platform This article is intended to familiarize radio engineers with the use of a multi-purpose commercial off-the-shelf (COTS)
More informationDesign of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm
Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Vijay Kumar Ch 1, Leelakrishna Muthyala 1, Chitra E 2 1 Research Scholar, VLSI, SRM University, Tamilnadu, India 2 Assistant Professor,
More informationFIR_NTAP_MUX. N-Channel Multiplexed FIR Filter Rev Key Design Features. Block Diagram. Applications. Pin-out Description. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL Core N-channel FIR filter core implemented as a systolic array for speed and scalability Support for one or more independent
More informationNGP-N ASIC. Microelectronics Presentation Days March 2010
NGP-N ASIC Microelectronics Presentation Days 2010 ESA contract: Next Generation Processor - Phase 2 (18428/06/N1/US) - Started: Dec 2006 ESA Technical officer: Simon Weinberg Mark Childerhouse Processor
More informationMulti-Channel Digital Up/Down Converter for WiMAX Systems
April 2009 Introduction Multi-Channel Digital Up/Down Converter Reference Design RD1052 Digital Up Converters (DUC) and Digital Down Converters (DDC) are widely used in communication systems for scaling
More informationSpectral Monitoring/ SigInt
RF Test & Measurement Spectral Monitoring/ SigInt Radio Prototyping Horizontal Technologies LabVIEW RIO for RF (FPGA-based processing) PXI Platform (Chassis, controllers, baseband modules) RF hardware
More informationTHE BASICS OF RADIO SYSTEM DESIGN
THE BASICS OF RADIO SYSTEM DESIGN Mark Hunter * Abstract This paper is intended to give an overview of the design of radio transceivers to the engineer new to the field. It is shown how the requirements
More informationA Closer Look at 2-Stage Digital Filtering in the. Proposed WIDAR Correlator for the EVLA
NRC-EVLA Memo# 1 A Closer Look at 2-Stage Digital Filtering in the Proposed WIDAR Correlator for the EVLA NRC-EVLA Memo# Brent Carlson, June 2, 2 ABSTRACT The proposed WIDAR correlator for the EVLA that
More informationDesign and Implementation of Software Defined Radio Using Xilinx System Generator
International Journal of Scientific and Research Publications, Volume 2, Issue 12, December 2012 1 Design and Implementation of Software Defined Radio Using Xilinx System Generator Rini Supriya.L *, Mr.Senthil
More informationEISCAT_3D Digital Beam-Forming and Multi-Beaming
EISCAT_3D Digital Beam-Forming and Multi-Beaming The phased array principle: Arrange matters such that the signals from all antennas R1 Rn are in phase at the wavefront W Constructive interference in a
More informationPresented at the 108th Convention 2000 February Paris, France
Direct Digital Processing of Super Audio CD Signals 5102 (F - 3) James A S Angus Department of Electronics, University of York, England Presented at the 108th Convention 2000 February 19-22 Paris, France
More informationCHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR
22 CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 2.1 INTRODUCTION A CI is a device that can provide a sense of sound to people who are deaf or profoundly hearing-impaired. Filters
More informationSine and Cosine Compensators for CIC Filter Suitable for Software Defined Radio
Indian Journal of Science and Technology, Vol 9(44), DOI: 10.17485/ijst/2016/v9i44/99513, November 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Sine and Cosine Compensators for CIC Filter Suitable
More informationUnderstanding PDM Digital Audio. Thomas Kite, Ph.D. VP Engineering Audio Precision, Inc.
Understanding PDM Digital Audio Thomas Kite, Ph.D. VP Engineering Audio Precision, Inc. Table of Contents Introduction... 3 Quick Glossary... 3 PCM... 3 Noise Shaping... 4 Oversampling... 5 PDM Microphones...
More informationExperiment 6: Multirate Signal Processing
ECE431, Experiment 6, 2018 Communications Lab, University of Toronto Experiment 6: Multirate Signal Processing Bruno Korst - bkf@comm.utoronto.ca Abstract In this experiment, you will use decimation and
More informationFIR Filter Design on Chip Using VHDL
FIR Filter Design on Chip Using VHDL Mrs.Vidya H. Deshmukh, Dr.Abhilasha Mishra, Prof.Dr.Mrs.A.S.Bhalchandra MIT College of Engineering, Aurangabad ABSTRACT This paper describes the design and implementation
More information