UNIT III ANALOG MULTIPLIER AND PLL
|
|
- Gilbert Austin
- 6 years ago
- Views:
Transcription
1 UNIT III ANALOG MULTIPLIER AND PLL PART A (2 MARKS) 1. What are the advantages of variable transconductance technique? [AUC MAY 2012] Good Accuracy Economical Simple to integrate Reduced error Higher bandwidth 2. VCO is also called as V-f converter. Why? [AUC MAY 2012] VCO converts the applied input voltage to an output frequency. Hence VCO are also called as V-F converter. 3. How is VCO different from oscillators? [AUC MAY 2011] An oscillator is circuit that generates the frequency output of fixed frequency. A voltage controlled oscillator is an circuit in which the frequency of oscillations can be controlled by an external applied voltage. 4. Define lock in and capture range in PLL. [AUC MAY 2011] Lock IN range : The range of frequencies over which the PLL can maintain lock with the incoming signal is called the lock in range. Capture range : The range of frequencies over which the PLL can acquire lock with the incoming signal is called the lock in range. 5. Name two applications of PLL. [AUC April 2004,2010] AM detection FM detection 6. What is a voltage controlled oscillator[auc April2004,2010] This oscillator converts the applied input voltage to an output frequency. 7. What is a two quadrant multiplier. [AUC NOV 2004] Two quadrant multiplier is one in which one input must be held positive and other is allowed to swing between positive and negative. 8. With reference to a VCO, define voltage to frequency conversion factor kv. [AUC MAY 2004] The voltage to frequency conversion is denoted as Kv and defined as Kv=Δf0 / ΔVc ΔVc is the change in control voltage producing corresponding change of Δf0 in the frequency. 9. Define : Lock range [AUC MAY 2005,2009,Nov 2013] The range of frequencies over which the PLL can maintain lock with the incoming signal is called the lock in range. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 1
2 10. What is a PLL[[AUC Nov 2006] A phase locked loop is basically a closed loop system designed to lock the output frequency and phase to the frequency and phase of the input signal. 11. Define capture range of PLL?[ AUC May 2006] The range of frequencies over which the PLL can acquire lock with the incoming signal is called the lock in range. 12. What is a compander IC? Enlist the features[auc Nov 2006] The IC in which both compression and expansion takes place is called a compander IC. the compression is done in the transmitter and expansion is done in the receiver. Features: Adjustable response time. In build mute circuit for compressor and expander Low opertating voltage 13. Define amplitude modulation. The amplitude of a high frequency carrier signal is varied in accordance with the message signal and this process is called amplitude modulation. 14. Write the significance of lock range of PLL?[ AUC Nov 2007] For maintaining the lock the phase error between the VCO output and incoming signal must be maintained between 0 and П. The lock range is always symmetrically located with respect to the center frequency of the VCO 15. Draw the block diagram of NE566 VCO?[ AUC Nov2007] 16. What is an operational transconductance amplifier? [AUC Nov 2007] An operational transconductance amplifier is a voltage input and current output amplifier. 17. What is frequency synthesizer?[ AUC April 2008,Nov 2013] Frequency synthesizer is one which produce an output signal and the frequency of the output signal can be precisely adjusted to any value in a prescribed range. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 2
3 18. Draw the circuit of AM detector using PLL.[ AUC April 2008] 19. List the applications of PLL.[ AUC Nov 2008,2009] Frequency multiplication Frequency division AM detection FM detection 20. what is pull-in time?.[ AUC May 2010] The total time taken by the PLL to establish lock is called pull-in time. This depends on the initial phase and frequency difference between the two signals as well as on the overall loop gain and loop filter characteristics. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 3
4 PART B ( 16 Marks) 1. Explain the purpose and functioning of i) Variable transconductance multiplier ii)frequency synthesizer.[ AUC April 2004,2008] i) Variable transconductance multipliers +VCC RL 1k I1 V0 I2 RL 1k + Q1 Q2 VX Q2N4141 Q2N VY IEE Q3 Q2N4141 RE 1k - 0 If the differential input voltage Vx is smaller than the differential output voltage Vo then Vo can be related to the input voltage as Vo = gm rl vx gm trans conductance gm = iee /vt vt thermal equivalent voltage if we apply the second input voltage Vy then the trans conductance gm will vary Applying KVL to the input circuit of Q3 we get Vy = Vbe3 + Iee Re Neglecting Vbe3 we get ( Iee re >> Vbe3) Vy = Iee Re EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 4
5 Over all transfer expression can be written as Vo = gm Rl. Vx Vo =Iee / Vt * Rl * Vx = Vy / Re. Vt * Rl * Vx Vo= ( Rl / Re.Vt) * Vx Vy Vo = K Vx V y Where k=( Rl / Re.Vt) is the scaling factor Output voltage Vo is proportional to the multiplication of Vx and V y. ii) Frequency synthesizer Operation : The frequency synthesizer is to produce an output signal of which the frequency can be precisely adjusted to any value in a prescribed range. The output frequencies of a synthesizer should be stable. In order to ensure stability of output frequency, a crystal oscillator of frequency fosc is used. The output frequency of crystal oscillator is divided by M with the help of the divide by M network. Thus the input frequency to PLL is fosc/m. The PLL will compare this frequency with the frequency at the output of divide by N network and will try to adjust this frequency equal to fosc / M. In order to obtain the same frequency (fosc/m) at the output of divide by N network,the VCO frequency should be adjusted to, fvco = (fosc /M) * N The equation indicates that by adjusting the ratio (N/M) we can obtain a large number of frequencies. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 5
6 7 4 V+ V- 7 4 V+ V- 2. Explain the working of a i)vco ii) AM demodulation using PLL[AUC April 2004] Voltage controlled oscillator Circuit whose frequency is determined by the input voltage is called voltage controlled oscillator. Circuit diagram D D1N4001 R3<<R 1k C3 1n R9 1k VIN R 1k AD OS1 OUT 3 + OS2 U R1 1k AD OS1 OUT 3 + OS2 U VO 0 0 Operation Voltage controlled oscillator is the combination of an inverting integrator and regenerative comparator. Output voltage from VCO is a rectangular waveform with peak values + / - Vsat. Assume that initially vo= + Vsat. Due to + Vsat diode d1 gets reverse biased.hence,capacitor c begins to charge. When Vc= Vlt of Schmitt trigger, Schmitt changes its state from +vsat to vsat. Hence capacitor begins to discharge through diode. Discharging takes place until Vc= Vut This process is cyclic and charging and discharging of capacitor depends on the value of R and level of Vin. Discharging is much faster than charging of capacitor. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 6
7 Waveform Closed loop analysis of PLL AM detector AM INPUT PLL MULTIPLIER( PHASE DETECTOR) LPF DEMODULATED OUTPUT PHASE VCO OUTPUT SHIFT 90º EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 7
8 PLL is locked to the carrier frequency of the incoming AM signal. Once locked the output frequency of VCO is same as the carrier frequency but it is in un modulated form. The modulated signal with 90ºphase shift and the un modulated carrier from output of PLL are fed to multiplier. Since VCO output is always 90º out of phase with the incoming AM signal under locked condition both signals applied to multiplier are in same phase. The low pass filter connected to the output of the multiplier rejects high frequency components which gives demodulated output. 3. With a neat circuit diagram,explain how 565 PLL can be used as a FSK demodulator[auc Nov 2004,2007,2008,Nov09,Nov 2013] FSK Detector Transmission technique which uses two different carrier frequency for logic 1 and logic 0 states of binary signal for data transmission is called frequency shift keying. Let us consider two frequencies f1 represented as 0 and f2 represented as 1. If the PLL is locked with the FSK signal at both f1 and f2 then VCO control voltage which is also supplied to the comparator will be given as Vc1=(f1-f0) / Kv Vc2= (f2 f0) / Kv K v- voltage to frequency transfer coefficient of VCO. The difference between two control voltage levels will be ΔVc = ( f2 f1 ) / Kv EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 8
9 4. a)explain the working of a four quadrant Gilbert multiplier.[ AUC May 2010,Nov 2013] Analysis of four quadrant Gilbert cell It consist of emitter coupled pair of transistors Q1 and Q2 in series with a cross coupled emitter coupled transistor pair Q3 to Q6. A constant source Iee is connected in the emitter circuit of Q1 and Q2 to bias them. Vx and Vy are two differential inputs which are to be multiplied together. Due to symmetry in the cross coupled devices Iee gets equally divided among various branches of the circuit and eliminates any common mode shift in the output voltage Vo. Analysis : Assume all transistors are of same type I1 = I3 + I4 I2= I5 +I6 Iee=I1+I2 Let gm(3,4) and gm(5,6) are variable Trans conductance of transistor pairs Q3,Q4 and Q5 and Q6 respectively. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 9
10 Where transconductance gm is given by Iee / Vt Vt- thermal equivalent voltage Current unbalance in the differential pairs of Q3 Q4 and Q5 Q6 are given by I3-I4 = gm(3 4) Vx I5-I6 = gm(5 6) Vx The differential output voltage is given by Vo= ( I3 I4) Rl - ( I5 I6) Rl Vo= Rl[ (I3-I4) (I5 I6)] Substituting values of I3 I4 and I5 - I6 we get Vo=Rl [gm(3 4) Vx - gm(5 6) Vx] But gm(3 4) = I1 / Vt and gm(5 6) = I2/ Vt Vo= Rl[I1 / Vt * Vx - I2/ Vt * Vx] Vo= Rl Vx / Vt[I1 I2] Re is very large I1 Re >> Vt and I2 Re >> Vt I1 I2 = Vy / Re V0 = Rl Vx Vy / Vt Re Let K= Rl / Re Vt where k is a constant Vo= k Vx Vy Output is directly proportional to the product of two inputs Vx and Vy Limitations : Gilbert cell works well when Vx < Vy EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 10
11 5. Write notes on any one compander IC.[ AUC May 2005,Nov 2006] The process of companding is the combination of 1. Compression 2. Expansion IC SL5020/P PIN NO DESCRIPTION 1 Vref which is produced by a band gap reference. At this pin,we get stable 1.3 V stable voltage as the reference for the internal circuits. 2 & 13 Expander and Compander mute adjust. 3 Expander filter pin. An external filter capacitor is connected to this pin to filter its full wave rectifier output voltage. 4 Output of Expander amplifier 5 Expander input. A coupling capacitor should be connected between the input source and pin No.5 6 Vb hich is an internal reference 7 Ground 8 Compressor feedback which is the input to the compressor variable gain stage for automatic gain adjustment. 9 Compressor CF. it is connected to the compressor output through filtered DC feedback path. 10 Compressor input. A coupling capacitor should be between the input source and this pin. 11 Output of compressor amplifier. 12 Compressor filter. An external filter capacitor needs to be connected at this pin 13 Compressor mute adjust 14 Vcc. The power supply to this IC is 1.8V to 5 V EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 11
12 6. Explain working of PLL using appropriate block diagram and explain any one application of the same.[ AUC May 2005,Nov 2006,May 2010,Nov 2013] Phase locked loop construction and operation: The PLL consists of i) Phase detector ii) LPF iii) VCO. (a) Phase Detector: Phase detector compares the input frequency and VCO frequency and generates DC voltage i.e., proportional to the phase difference between the two frequencies. (b) Low Pass filter: The function of the LPF is to remove the high frequency components in the output of the phase detector and to remove the high frequency noise. (c) Voltage Controlled Oscillator (VCO): The third section of PLL is the VCO; it generates an output frequency that is directly proportional to its input voltage. The maximum output frequency of NE/SE 566 is 500 Khz. Operation : The phase detector is basically a multiplier and produces the sum (fs + fo) and difference (fs - fo) components at its output. The high frequency component (fs + fo) is removed by the low pass filter and the difference frequency component is amplified then applied as control voltage vc to VCO. The signal vc shifts the VCO frequency in a direction to reduce the frequency difference between fs and fo. Once this action starts, we say that the signal is in the capture range. The VCO continues to change frequency till its output frequency is exactly the same as the input signal frequency. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 12
13 The circuit is then said to be locked. Once locked, the output frequency fo of VCO is identical to fs except for a finite phase difference φ. This phase difference φ generates a corrective control voltage vc to shift the VCO frequency from f0 to fs and thereby maintain the lock. Once locked,pll tracks the frequency changes of the input signal. Thus, a PLL goes through three stages (i)free running, (ii) capture and (iii) locked or tracking. Capture range: the range of frequencies over which the PLL can acquire lock with an input signal is called the capture range. This parameter is also expressed as percentage of fo. Pull-in time: the total time taken by the PLL to establish lock is called pull-in time. This depends on the initial phase and frequency difference between the two signals as well as on the overall loop gain and loop filter characteristics. Closed loop analysis of PLL AM detector AM INPUT PLL MULTIPLIER( PHASE DETECTOR) LPF DEMODULATED OUTPUT PHASE VCO OUTPUT SHIFT 90º PLL is locked to the carrier frequency of the incoming AM signal. Once locked the output frequency of VCO is same as the carrier frequency but it is in un modulated form. The modulated signal with 90ºphase shift and the un modulated carrier from output of PLL are fed to multiplier. Since VCO output is always 90º out of phase with the incoming AM signal under locked condition both signals applied to multiplier are in same phase. The low pass filter connected to the output of the multiplier rejects high frequency components which gives demodulated output. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 13
14 7. Explain the operation of four quadrant multiplier.[ AUC Nov 2006] Analysis of four quadrant Gilbert cell It consist of emitter coupled pair of transistors Q1 and Q2 in series with a cross coupled emitter coupled transistor pair Q3 to Q6. A constant source Iee is connected in the emitter circuit of Q1 and Q2 to bias them. Vx and Vy are two differential inputs which are to be multiplied together. Due to symmetry in the cross coupled devices Iee gets equally divided among various branches of the circuit and eliminates any common mode shift in the output voltage Vo. Analysis : Assume all transistors are of same type I1 = I3 + I4 I2= I5 +I6 Iee=I1+I2 Let gm(3,4) and gm(5,6) are variable Trans conductance of transistor pairs Q3,Q4 and Q5 and Q6 respectively. Where transconductance gm is given by Iee / Vt Vt- thermal equivalent voltage EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 14
15 Current unbalance in the differential pairs of Q3 Q4 and Q5 Q6 are given by I3-I4 = gm(3 4) Vx I5-I6 = gm(5 6) Vx The differential output voltage is given by Vo= ( I3 I4) Rl - ( I5 I6) Rl Vo= Rl[ (I3-I4) (I5 I6)] Substituting values of I3 I4 and I5 - I6 we get Vo=Rl [gm(3 4) Vx - gm(5 6) Vx] But gm(3 4) = I1 / Vt and gm(5 6) = I2/ Vt Vo= Rl[I1 / Vt * Vx - I2/ Vt * Vx] Vo= Rl Vx / Vt[I1 I2] Re is very large I1 Re >> Vt and I2 Re >> Vt I1 I2 = Vy / Re V0 = Rl Vx Vy / Vt Re Let K= Rl / Re Vt where k is a constant Vo= k Vx Vy Output is directly proportional to the product of two inputs Vx and Vy Limitations : Gilbert cell works well when Vx < Vy EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 15
16 8. With circuit diagram explain the working of a NE 566 VCO. [AUC Nov 2006] A common type of VCO available in IC form is NE/SE566. The pin configuration and basic block diagram of 566 VCO are shown in figures below. The capacitor c1 is linearly charged or discharged by a constant current source/sink. The amount of current can be controlled by changing the voltage vc applied at the modulating input (pin 5) or by changing the timing resistor R1 external to the IC chip. The voltage at pin 6 is held at the same voltage as pin 5. Thus, if the modulating voltage at pin 5 is increased, the voltage at pin 6 also increases, resulting in less voltage across R1 and thereby decreasing the charging current. The voltage across the capacitor C1 is applied to the inverting input terminal of Schmitt trigger via buffer amplifier. The output voltage swing of the Schmitt trigger is designed to Vcc and 0.5 Vcc. If Ra = Rb in the positive feedback loop, the voltage at the non-inverting input terminal of Schmitt trigger swings from 0.5 Vcc to 0.25 Vcc. When the voltage on the capacitor c1 exceeds 0.5 Vcc during charging, the output of the Schmitt trigger goes LOW (0.5 Vcc). The capacitor now discharges and when it is at 0.25 Vcc, the output of Schmitt trigger goes HIGH (Vcc). Since the source and sink currents are equal, capacitor charges and discharges for the same amount of time. This gives a triangular voltage waveform across c1 which is also available at pin 4. The square wave output of the Schmitt trigger is inverted by buffer amplifier at pin 3. The output waveforms are shown near the pins 4 and 3. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 16
17 The output frequency of the VCO can be given as follows: where V+ is Vcc. The output frequency of the VCO can be changed either by (i) R1, (ii) c1 or (iii) the voltage vc at the modulating input terminal pin 5. The voltage vc can be varied by connecting a R1R2 circuit as shown in the figure below. The components R1and c1 are first selected so that VCO output frequency lies in the centre of the operating frequency range. Now the modulating input voltage is usually varied from 0.75 Vcc to Vcc which can produce a frequency variation of about 10 to Explain the operation of phase locked loop as a frequency synthesizer.[ AUC Nov 2006,2007] Frequency synthesizer Operation : The frequency synthesizer is to produce an output signal of which the frequency can be precisely adjusted to any value in a prescribed range. The output frequencies of a synthesizer should be stable. In order to ensure stability of output frequency, a crystal oscillator of frequency fosc is used. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 17
18 The output frequency of crystal oscillator is divided by M with the help of the divide by M network. Thus the input frequency to PLL is fosc/m. The PLL will compare this frequency with the frequency at the output of divide by N network and will try to adjust this frequency equal to fosc / M. In order to obtain the same frequency (fosc/m) at the output of divide by N network,the VCO frequency should be adjusted to, fvco = (fosc /M) * N The equation indicates that by adjusting the ratio (N/M) we can obtain a large number of frequencies. 10. Perform the closed loop analysis of PLL using appropriate diagram and explain any one application of the same. [AUC MAY 2011] Phase locked loops can also be analyzed as control systems by applying the Laplace transform. The loop response can be written as: Where The loop characteristics can be controlled by inserting different types of loop filters. The simplest filter is a one-pole RC circuit. The loop transfer function in this case is: EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 18
19 The loop response becomes: This is the form of a classic harmonic oscillator. The denominator can be related to that of a second order system: Where For the one-pole RC filter, The loop natural frequency is a measure of the response time of the loop, and the damping factor is a measure of the overshoot and ringing. Ideally, the natural frequency should be high and the damping factor should be near (critical damping). With a single pole filter, it is not possible to control the loop frequency and damping factor independently. For the case of critical damping, A slightly more effective filter, the lag-lead filter includes one pole and one zero. This can be realized with two resistors and one capacitor. The transfer function for this filter is EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 19
20 This filter has two time constants τ1 = C(R1 + R2) τ2 = CR2 Substituting above yields the following natural frequency and damping factor The loop filter components can be calculated independently for a given natural frequency and damping factor Real world loop filter design can be much more complex eg using higher order filters to reduce various types or source of phase noise. Applications of PLL: The PLL principle has been used in applications such as FM stereo decoders, motor speed control, tracking filters, FM modulation and demodulation, FSK modulation, Frequency multiplier, Frequency synthesis etc., 11. Explain the application of PLL for AM and FM detection [AUC MAY 2011] AM Detector AM INPUT PLL MULTIPLIER( PHASE DETECTOR) LPF DEMODULATED OUTPUT PHASE VCO OUTPUT SHIFT 90º PLL is locked to the carrier frequency of the incoming AM signal. Once locked the output frequency of VCO is same as the carrier frequency but it is in un modulated form. The modulated signal with 90ºphase shift and the un modulated carrier from output of PLL are fed to multiplier. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 20
21 Since VCO output is always 90º out of phase with the incoming AM signal under locked condition both signals applied to multiplier are in same phase. The low pass filter connected to the output of the multiplier rejects high frequency components which gives demodulated output. FM Detection : The FM signal which is to be demodulated is applied at the input of the PLL. As PLL is locked to the FM signal, the VCO starts tracking the instantaneous frequency in the FM input signal. The error voltage produced at the output of the amplifier is proportional to the deviation of input frequency from the centre frequency FM. Thus the error amplifier we get demodulated FM output. 12. Explain the operation of gilbert multiplier with neat sketches. [AUC MAY 2011] Analysis of four quadrant Gilbert cell EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 21
22 It consist of emitter coupled pair of transistors Q1 and Q2 in series with a cross coupled emitter coupled transistor pair Q3 to Q6. A constant source Iee is connected in the emitter circuit of Q1 and Q2 to bias them. Vx and Vy are two differential inputs which are to be multiplied together. Due to symmetry in the cross coupled devices Iee gets equally divided among various branches of the circuit and eliminates any common mode shift in the output voltage Vo. Analysis : Assume all transistors are of same type I1 = I3 + I4 I2= I5 +I6 Iee=I1+I2 Let gm(3,4) and gm(5,6) are variable Trans conductance of transistor pairs Q3,Q4 and Q5 and Q6 respectively. Where transconductance gm is given by Iee / Vt Vt- thermal equivalent voltage Current unbalance in the differential pairs of Q3 Q4 and Q5 Q6 are given by I3-I4 = gm(3 4) Vx I5-I6 = gm(5 6) Vx The differential output voltage is given by Vo= ( I3 I4) Rl - ( I5 I6) Rl Vo= Rl[ (I3-I4) (I5 I6)] Substituting values of I3 I4 and I5 - I6 we get Vo=Rl [gm(3 4) Vx - gm(5 6) Vx] But gm(3 4) = I1 / Vt and gm(5 6) = I2/ Vt EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 22
23 Vo= Rl[I1 / Vt * Vx - I2/ Vt * Vx] Vo= Rl Vx / Vt[I1 I2] Re is very large I1 Re >> Vt and I2 Re >> Vt I1 I2 = Vy / Re V0 = Rl Vx Vy / Vt Re Let K= Rl / Re Vt where k is a constant Vo= k Vx Vy Output is directly proportional to the product of two inputs Vx and Vy Limitations : Gilbert cell works well when Vx < Vy 13. What is phase locked loop? Explain its operation with diagrams [AUC MAY 2011] Phase locked loop construction and operation: The PLL consists of i) Phase detector ii) LPF iii) VCO. (a) Phase Detector: Phase detector compares the input frequency and VCO frequency and generates DC voltage i.e., proportional to the phase difference between the two frequencies. (b) Low Pass filter: The function of the LPF is to remove the high frequency components in the output of the phase detector and to remove the high frequency noise. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 23
24 (c) Voltage Controlled Oscillator (VCO): The third section of PLL is the VCO; it generates an output frequency that is directly proportional to its input voltage. The maximum output frequency of NE/SE 566 is 500 Khz. Operation : The phase detector is basically a multiplier and produces the sum (fs + fo) and difference (fs - fo) components at its output. The high frequency component (fs + fo) is removed by the low pass filter and the difference frequency component is amplified then applied as control voltage vc to VCO. The signal vc shifts the VCO frequency in a direction to reduce the frequency difference between fs and fo. Once this action starts, we say that the signal is in the capture range. The VCO continues to change frequency till its output frequency is exactly the same as the input signal frequency. The circuit is then said to be locked. Once locked, the output frequency fo of VCO is identical to fs except for a finite phase difference φ. This phase difference φ generates a corrective control voltage vc to shift the VCO frequency from f0 to fs and thereby maintain the lock. Once locked,pll tracks the frequency changes of the input signal. Thus, a PLL goes through three stages (i)free running, (ii) capture and (iii) locked or tracking. Capture range: the range of frequencies over which the PLL can acquire lock with an input signal is called the capture range. This parameter is also expressed as percentage of fo. Pull-in time: the total time taken by the PLL to establish lock is called pull-in time. This depends on the initial phase and frequency difference between the two signals as well as on the overall loop gain and loop filter characteristics. 14. List and define the various performance parameters of a Multiplier IC. (6) (ii) How the multiplier is used as voltage divider? (5) (iii) How the multiplier is used as frequency doubler? (5) [AUC MAY 2012] Accuracy: This specifies the derivation of the actual output from the ideal output, for any combination of X and Y inputs falling within the permissible operating range of the multiplier. Linearity: This defines the accuracy of the multiplier. The figure shows the response of the output as a function of one input voltage Vx when the other Vy is assumed constant. It represents the maximum percentage derivation from the ideal straight line output. An error surface is formed by plotting the output for different combinations of X and Y inputs. The Linearity Error can be defined as the maximum absolute derivation of the error surface. This linearity error imposes a lower limit on the multiplier accuracy. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 24
25 Bandwidth: The Bandwidth indicates the operating capability of an analog multiplier at higher frequency values. Small signal 3 db bandwidth defines the frequency f0 at which the output reduces by 3dB from its low frequency value for a constant input voltage. This is identified individually for the X and Y input channels normally. The transconductance bandwidth represents the frequency at which the transconductance of the multiplier drops by 3dB of its low frequency value. This characteristics defines the application frequency ranges when used for phase detection or AM detection. Voltage Divider The circuit in which output is the division of the two input signals is called as a voltage divider. The multiplier is used in the feedback loop. As node A is grounded, node B is also grounded Frequency Doubler EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 25
26 Consider the two input signals The first term is DC for a phase difference of but at twice the frequency of the inputs. while the second term varies with time 15. Explain, with neat block diagrams, how PLL is used as (i) AM Detector. (5) (ii) FM Detector. (5) (iii) Frequency Synthesizer. (6) [AUC MAY 2012,Nov 2013] AM Detector AM INPUT PLL MULTIPLIER( PHASE DETECTOR) LPF DEMODULATED OUTPUT PHASE VCO OUTPUT SHIFT 90º PLL is locked to the carrier frequency of the incoming AM signal. Once locked the output frequency of VCO is same as the carrier frequency but it is in un modulated form. The modulated signal with 90ºphase shift and the un modulated carrier from output of PLL are fed to multiplier. Since VCO output is always 90º out of phase with the incoming AM signal under locked condition both signals applied to multiplier are in same phase. The low pass filter connected to the output of the multiplier rejects high frequency components which gives demodulated output. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 26
27 FM Detection : The FM signal which is to be demodulated is applied at the input of the PLL. As PLL is locked to the FM signal, the VCO starts tracking the instantaneous frequency in the FM input signal. The error voltage produced at the output of the amplifier is proportional to the deviation of input frequency from the centre frequency FM. Thus the error amplifier we get demodulated FM output. Frequency synthesizer Operation : The frequency synthesizer is to produce an output signal of which the frequency can be precisely adjusted to any value in a prescribed range. The output frequencies of a synthesizer should be stable. In order to ensure stability of output frequency, a crystal oscillator of frequency fosc is used. The output frequency of crystal oscillator is divided by M with the help of the divide by M network. Thus the input frequency to PLL is fosc/m. The PLL will compare this frequency with the frequency at the output of divide by N network and will try to adjust this frequency equal to fosc / M. In order to obtain the same frequency (fosc/m) at the output of divide by N network,the VCO frequency should be adjusted to, fvco = (fosc /M) * N The equation indicates that by adjusting the ratio (N/M) we can obtain a large number of frequencies. EC2254 LINEAR INTEGRATED CIRCUITS II/IV SEM ECE - L.M.I.LEO JOSEPH ASST.PROF/ECE PAGE 27
DMI COLLEGE OF ENGINEERING
DMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING EC8453 - LINEAR INTEGRATED CIRCUITS Question Bank (II-ECE) UNIT I BASICS OF OPERATIONAL AMPLIFIERS PART A 1.Mention the
More informationSummer 2015 Examination
Summer 2015 Examination Subject Code: 17445 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
More informationCOMPARATOR CHARACTERISTICS The important characteristics of a comparator are these: 1. Speed of operation 2. Accuracy 3. Compatibility of output
SCHMITT TRIGGER (regenerative comparator) Schmitt trigger is an inverting comparator with positive feedback. It converts an irregular-shaped waveform to a square wave or pulse, also called as squaring
More informationUNIT I Circuit Configuration for Linear ICs
UNIT I Circuit Configuration for Linear ICs Current Mirror Circuit: A current mirror is a circuit designed to copy a current through one active device by controlling the current in another
More informationSpeed Control of DC Motor Using Phase-Locked Loop
Speed Control of DC Motor Using Phase-Locked Loop Authors Shaunak Vyas Darshit Shah Affiliations B.Tech. Electrical, Nirma University, Ahmedabad E-mail shaunak_vyas1@yahoo.co.in darshit_shah1@yahoo.co.in
More informationINTEGRATED CIRCUITS. AN179 Circuit description of the NE Dec
TEGRATED CIRCUITS AN79 99 Dec AN79 DESCPTION The NE564 contains the functional blocks shown in Figure. In addition to the normal PLL functions of phase comparator, CO, amplifier and low-pass filter, the
More informationLINEAR IC APPLICATIONS
1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)
More informationVALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203. DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING QUESTION BANK SUBJECT : EC6404 LINEAR INTEGRATED CIRCUITS SEM / YEAR: IV / II year
More informationThe steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation
It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the
More informationFSK DEMODULATOR / TONE DECODER
FSK DEMODULATOR / TONE DECODER GENERAL DESCRIPTION The is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modem applications,
More informationPhase-locked loop PIN CONFIGURATIONS
NE/SE DESCRIPTION The NE/SE is a versatile, high guaranteed frequency phase-locked loop designed for operation up to 0MHz. As shown in the Block Diagram, the NE/SE consists of a VCO, limiter, phase comparator,
More informationUNIT-V: WAVEFORM GENERATORS AND SPECIAL FUNCTION ICs. PARTA (2 Marks)
UNIT-V: WAVEFORM GENERATORS AND SPECIAL FUNCTION ICs PARTA (2 Marks) 1. Define line regulation.[auc April 2004] It is defined as the percentage change in the output voltage from a change in the input voltage.
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationKINGS COLLEGE OF ENGINEERING* DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
KINGS COLLEGE OF ENGINEERING* DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUB.NAME : LINEAR INTEGRATED CIRCUITS SUB CODE: EC1254 YEAR / SEMESTER : II / IV UNIT- I IC FABRICATION
More informationB.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics
B.E. SEMESTER III (ELECTRICAL) SUBJECT CODE: X30902 Subject Name: Analog & Digital Electronics Sr. No. Date TITLE To From Marks Sign 1 To verify the application of op-amp as an Inverting Amplifier 2 To
More informationLBI-30398N. MAINTENANCE MANUAL MHz PHASE LOCK LOOP EXCITER 19D423249G1 & G2 DESCRIPTION TABLE OF CONTENTS. Page. DESCRIPTION...
MAINTENANCE MANUAL 138-174 MHz PHASE LOCK LOOP EXCITER 19D423249G1 & G2 LBI-30398N TABLE OF CONTENTS DESCRIPTION...Front Cover CIRCUIT ANALYSIS... 1 MODIFICATION INSTRUCTIONS... 4 PARTS LIST AND PRODUCTION
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics C5 - Synchronous demodulation» AM and FM demodulation» Coherent demodulation» Tone decoders AY 2015-16 19/03/2016-1
More informationERICSSONZ LBI-30398P. MAINTENANCE MANUAL MHz PHASE LOCKED LOOP EXCITER 19D423249G1 & G2 DESCRIPTION TABLE OF CONTENTS
MAINTENANCE MANUAL 138-174 MHz PHASE LOCKED LOOP EXCITER 19D423249G1 & G2 TABLE OF CONTENTS Page DESCRIPTION... Front Cover CIRCUIT ANALYSIS...1 MODIFICATION INSTRUCTIONS...4 PARTS LIST...5 PRODUCTION
More information(Refer Slide Time: 00:03:22)
Analog ICs Prof. K. Radhakrishna Rao Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 27 Phase Locked Loop (Continued) Digital to Analog Converters So we were discussing
More informationR (a) Explain characteristics and limitations of op-amp comparators. (b) Explain operation of free running Multivibrator using op-amp.
Set No: 1 1. (a) Draw the equivalent circuits of emitter coupled differential amplifier from which calculate Ad. (b) Draw the block diagram of four stage cascaded amplifier. Explain the function of each
More informationDEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK
DHANALAKSHMI SRINIVASAN COLLEGE OF ENGINEERING AND TECHNOLOGY ECR, MAMALLAPURAM CHENNAI-603104 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6404- LINEAR INTEGRATED CIRCUITS QUESTION BANK PREPARED
More informationGechstudentszone.wordpress.com
8.1 Operational Amplifier (Op-Amp) UNIT 8: Operational Amplifier An operational amplifier ("op-amp") is a DC-coupled high-gain electronic voltage amplifier with a differential input and, usually, a single-ended
More informationINTEGRATED CIRCUITS AND APPLICATIONS LAB MANUAL
INTEGRATED CIRCUITS AND APPLICATIONS LAB MANUAL V SEMESTER Department of Electronics and communication Engineering Government Engineering College, Dahod-389151 http://www.gecdahod.ac.in/ L A B M A N U
More informationQuestion Paper Code: 21398
Reg. No. : Question Paper Code: 21398 B.E./B.Tech. DEGREE EXAMINATION, MAY/JUNE 2013 Fourth Semester Electrical and Electronics Engineering EE2254 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS (Regulation
More informationMAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI
MAHALAKSHMI ENGINEERING COLLEGE TIRUCHIRAPALLI-621213. QUESTION BANK DEPARTMENT: EEE SUBJECT CODE: EE2203 SEMESTER : III SUBJECT NAME: ELECTRONIC DEVICES &CIRCUITS UNIT 4-AMPLIFIERS AND OSCILLATORS PART
More informationEXPERIMENT 2.2 NON-LINEAR OP-AMP CIRCUITS
2.16 EXPERIMENT 2.2 NONLINEAR OPAMP CIRCUITS 2.2.1 OBJECTIVE a. To study the operation of 741 opamp as comparator. b. To study the operation of active diode circuits (precisions circuits) using opamps,
More informationexplain its operation with clearly indicating the protection mechanisms indicated. [Marks 16] (Nov/dec 2010) Ic 741 Op Amp Of Output Stage Protection
PANDIAN SARASWATH YADAV ENGINEERING COLLEGE ARASANOOR-SIVAGANGAI. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGNIEERING EC6404-linear integrated circuits 16 MARK UNIVERSITY QUESTIONS WITH KEY UNIT-1
More informationExperiment 7: Frequency Modulation and Phase Locked Loops
Experiment 7: Frequency Modulation and Phase Locked Loops Frequency Modulation Background Normally, we consider a voltage wave form with a fixed frequency of the form v(t) = V sin( ct + ), (1) where c
More informationLM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13700 series consists of two current controlled transconductance amplifiers, each with
More informationVALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK IV SEMESTER
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK IV SEMESTER EC6404 LINEAR INTEGRATED CIRCUITS Regulation 2013 Academic
More informationUNIT 2. Q.1) Describe the functioning of standard signal generator. Ans. Electronic Measurements & Instrumentation
UNIT 2 Q.1) Describe the functioning of standard signal generator Ans. STANDARD SIGNAL GENERATOR A standard signal generator produces known and controllable voltages. It is used as power source for the
More informationLet us consider the following block diagram of a feedback amplifier with input voltage feedback fraction,, be positive i.e. in phase.
P a g e 2 Contents 1) Oscillators 3 Sinusoidal Oscillators Phase Shift Oscillators 4 Wien Bridge Oscillators 4 Square Wave Generator 5 Triangular Wave Generator Using Square Wave Generator 6 Using Comparator
More informationLM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13700 series consists of two current controlled transconductance amplifiers, each with
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationElectronics II. Previous Lecture
Fall 204 (Rev. 3.0) Lecture 25 555 Timer IC (Mono Stable Operation) Voltage Controlled Oscillator and Phase Locked Loop Muhammad Tilal Department of Electrical Engineering CIIT Attock Campus Duplication
More informationICL MHz, Four Quadrant Analog Multiplier. Features. Ordering Information. Pinout. Functional Diagram. September 1998 File Number 2863.
Semiconductor ICL80 September 998 File Number 28. MHz, Four Quadrant Analog Multiplier The ICL80 is a four quadrant analog multiplier whose output is proportional to the algebraic product of two input
More informationEC6404-LINEAR INTEGRATED CIRCUITS Question bank UNIT-I PART-A 1. What are the advantages of an IC over discrete components?
EC6404-LINEAR INTEGRATED CIRCUITS Question bank UNIT-I PART-A 1. What are the advantages of an IC over discrete components?(apr-2014)(apr- 2013,Nov-2014) 2. State an Monolitihic ICs.(Apr-2010,Nov-2014)
More informationT.J.Moir AUT University Auckland. The Ph ase Lock ed Loop.
T.J.Moir AUT University Auckland The Ph ase Lock ed Loop. 1.Introduction The Phase-Locked Loop (PLL) is one of the most commonly used integrated circuits (ICs) in use in modern communications systems.
More informationLM565/LM565C Phase Locked Loop
LM565/LM565C Phase Locked Loop General Description The LM565 and LM565C are general purpose phase locked loops containing a stable, highly linear voltage controlled oscillator for low distortion FM demodulation,
More informationtyuiopasdfghjklzxcvbnmqwertyuiopas dfghjklzxcvbnmqwertyuiopasdfghjklzx cvbnmqwertyuiopasdfghjklzxcvbnmq
qwertyuiopasdfghjklzxcvbnmqwertyui opasdfghjklzxcvbnmqwertyuiopasdfgh jklzxcvbnmqwertyuiopasdfghjklzxcvb nmqwertyuiopasdfghjklzxcvbnmqwer Instrumentation Device Components Semester 2 nd tyuiopasdfghjklzxcvbnmqwertyuiopas
More informationChip Name Min VolT. Max Volt. Min. Out Power Typ. Out Power. LM386N-1 4 Volts 12 Volts 250 mw 325 mw. LM386N-3 4 Volts 12 Volts 500 mw 700 mw
LM386 Audio Amplifier Analysis The LM386 Voltage Audio Power Amplifier by National Semiconductor and also manufactured by JRC/NJM, is an old chip (mid 70 s) that has been a popular choice for low-power
More informationLM565 LM565C Phase Locked Loop
LM565 LM565C Phase Locked Loop General Description The LM565 and LM565C are general purpose phase locked loops containing a stable highly linear voltage controlled oscillator for low distortion FM demodulation
More informationExperiment No. 3 Pre-Lab Phase Locked Loops and Frequency Modulation
Experiment No. 3 Pre-Lab Phase Locked Loops and Frequency Modulation The Pre-Labs are informational and although they follow the procedures in the experiment, they are to be completed outside of the laboratory.
More informationAN 1651 Analysis and design Of Analog Integrated Circuits. Two Mark Questions & Answers. Prepared By M.P.Flower queen Lecturer,EEE Dept.
AN 1651 Analysis and design Of Analog Integrated Circuits Two Mark Questions & Answers Prepared By M.P.Flower queen Lecturer,EEE Dept. 1.write the poissons equation. UNIT I = charge density = electron
More informationFor input: Peak to peak amplitude of the input = volts. Time period for 1 full cycle = sec
Inverting amplifier: [Closed Loop Configuration] Design: A CL = V o /V in = - R f / R in ; Assume R in = ; Gain = ; Circuit Diagram: RF +10V F.G ~ + Rin 2 3 7 IC741 + 4 6 v0-10v CRO Model Graph Inverting
More informationEmitter Coupled Differential Amplifier
Emitter Coupled Differential Amplifier Returning to the transistor, a very common and useful circuit is the differential amplifier. It's basic circuit is: Vcc Q1 Q2 Re Vee To see how this circuit works,
More informationTesting and Stabilizing Feedback Loops in Today s Power Supplies
Keywords Venable, frequency response analyzer, impedance, injection transformer, oscillator, feedback loop, Bode Plot, power supply design, open loop transfer function, voltage loop gain, error amplifier,
More informationLESSON PLAN. SUBJECT: LINEAR IC S AND APPLICATION NO OF HOURS: 52 FACULTY NAME: Mr. Lokesh.L, Hema. B DEPT: ECE. Portions to be covered
LESSON PLAN SUBJECT: LINEAR IC S AND APPLICATION SUB CODE: 15EC46 NO OF HOURS: 52 FACULTY NAME: Mr. Lokesh.L, Hema. B DEPT: ECE Class# Chapter title/reference literature Portions to be covered MODULE I
More informationGOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2013 SCHEME OF VALUATION
GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-03 SCHEME OF VALUATION Subject Code: 0 Subject: PART - A 0. What does the arrow mark indicate
More informationFunction Generator Using Op Amp Ic 741 Theory
Function Generator Using Op Amp Ic 741 Theory Note: Op-Amps ua741, LM 301, LM311, LM 324 & AD 633 may be used To design an Inverting Amplifier for the given specifications using Op-Amp IC 741. THEORY:
More informationExercise 2: FM Detection With a PLL
Phase-Locked Loop Analog Communications Exercise 2: FM Detection With a PLL EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain how the phase detector s input frequencies
More informationUNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS
UNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS 1.1 Basic operational amplifier circuit- hte basic circuit of an operational amplifier is as shown in above fig. has a differential amplifier input stage and
More informationUNIT-I CIRCUIT CONFIGURATION FOR LINEAR
UNIT-I CIRCUIT CONFIGURATION FOR LINEAR ICs 2 marks questions 1.Mention the advantages of integrated circuits. *Miniaturisation and hence increased equipment density. *Cost reduction due to batch processing.
More information3 Circuit Theory. 3.2 Balanced Gain Stage (BGS) Input to the amplifier is balanced. The shield is isolated
Rev. D CE Series Power Amplifier Service Manual 3 Circuit Theory 3.0 Overview This section of the manual explains the general operation of the CE power amplifier. Topics covered include Front End Operation,
More informationHours / 100 Marks Seat No.
17445 21415 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Illustrate your answers with neat sketches wherever necessary. (3) Figures to the right indicate full marks. (4) Assume
More informationScheme I Sample Question Paper
Sample Question Paper Marks : 70 Time: 3 Hrs. Q.1) Attempt any FIVE of the following. 10 Marks a) Classify configuration of differential amplifier. b) Draw equivalent circuit of an OPAMP c) Suggest and
More informationmultiplier input Env. Det. LPF Y (Vertical) VCO X (Horizontal)
Spectrum Analyzer Objective: The aim of this project is to realize a spectrum analyzer using analog circuits and a CRT oscilloscope. This interface circuit will enable to use oscilloscopes as spectrum
More informationLINEAR INTEGRATED CIRCUITS APPLICATIONS LABORATORY OBSERVATION
LENDI INSTITUTE OF ENGINEERING AND TECHNOLOGY (Approved by A.I.C.T.E & Affiliated to JNTU, Kakinada) Jonnada (Village), Denkada (Mandal), Vizianagaram Dist 535005 Phone No. 08922-241111, 241112 E-Mail:
More informationELEC3242 Communications Engineering Laboratory Frequency Shift Keying (FSK)
ELEC3242 Communications Engineering Laboratory 1 ---- Frequency Shift Keying (FSK) 1) Frequency Shift Keying Objectives To appreciate the principle of frequency shift keying and its relationship to analogue
More informationModulation is the process of impressing a low-frequency information signal (baseband signal) onto a higher frequency carrier signal
Modulation is the process of impressing a low-frequency information signal (baseband signal) onto a higher frequency carrier signal Modulation is a process of mixing a signal with a sinusoid to produce
More informationUNITII. Other LICs and Data Converters
UNITII Other LICs and Data Converters Other LICs and Data Converters: 555 timer Block diagram and features Astable Multivibrator Applications - Square wave oscillator, Ramp generator, Triangular waveform
More informationPower Line Carrier Communication
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 2, Ver. II (Mar - Apr. 2014), PP 50-55 Power Line Carrier Communication Dorathe.
More information55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.
Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring
More informationCMOS Phase-Locked-Loop Applications Using the CD54/74HC/HCT4046A and CD54/74HC/HCT7046A
Application Report SCHA003A - February 2002 CMOS Phase-Locked-Loop Applications Using the CD54/74HC/HCT4046A and CD54/74HC/HCT7046A W. M. Austin Standard Linear & Logic ABSTRACT Applications of the HC/HCT4046A
More informationEE LINEAR INTEGRATED CIRCUITS & APPLICATIONS
UNITII CHARACTERISTICS OF OPAMP 1. What is an opamp? List its functions. The opamp is a multi terminal device, which internally is quite complex. It is a direct coupled high gain amplifier consisting of
More informationGATE SOLVED PAPER - IN
YEAR 202 ONE MARK Q. The i-v characteristics of the diode in the circuit given below are : v -. A v 0.7 V i 500 07 $ = * 0 A, v < 0.7 V The current in the circuit is (A) 0 ma (C) 6.67 ma (B) 9.3 ma (D)
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationTuesday, March 29th, 9:15 11:30
Oscillators, Phase Locked Loops Tuesday, March 29th, 9:15 11:30 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 29th of March:
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationDev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET REV. NO. : REV.
Dev Bhoomi Institute Of Technology Department of Electronics and Communication Engineering PRACTICAL INSTRUCTION SHEET LABORATORY MANUAL EXPERIMENT NO. ISSUE NO. : ISSUE DATE: July 200 REV. NO. : REV.
More informationGATE: Electronics MCQs (Practice Test 1 of 13)
GATE: Electronics MCQs (Practice Test 1 of 13) 1. Removing bypass capacitor across the emitter leg resistor in a CE amplifier causes a. increase in current gain b. decrease in current gain c. increase
More informationLinear IC s and applications
Questions and Solutions PART-A Unit-1 INTRODUCTION TO OP-AMPS 1. Explain data acquisition system Jan13 DATA ACQUISITION SYSYTEM BLOCK DIAGRAM: Input stage Intermediate stage Level shifting stage Output
More informationSelf-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas
Self-Biased PLL/DLL ECG721 60-minute Final Project Presentation Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas Outline Motivation Self-Biasing Technique Differential Buffer
More informationAbout the Tutorial. Audience. Prerequisites. Copyright & Disclaimer. Linear Integrated Circuits Applications
About the Tutorial Linear Integrated Circuits are solid state analog devices that can operate over a continuous range of input signals. Theoretically, they are characterized by an infinite number of operating
More informationLecture 11. Phase Locked Loop (PLL): Appendix C. EE4900/EE6720 Digital Communications
EE4900/EE6720: Digital Communications 1 Lecture 11 Phase Locked Loop (PLL): Appendix C Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
More informationPAiA 4780 Twelve Stage Analog Sequencer Design Analysis Originally published 1974
PAiA 4780 Twelve Stage Analog Sequencer Design Analysis Originally published 1974 DESIGN ANALYSIS: CLOCK As is shown in the block diagram of the sequencer (fig. 1) and the schematic (fig. 2), the clock
More informationChapter 14 FSK Demodulator
Chapter 14 FSK Demodulator 14-1 : Curriculum Objectives 1. To understand the operation theory of FSK demodulator. 2. To implement the FSK detector circuit by using PLL. 3. To understand the operation theory
More informationXR-215A Monolithic Phase Locked Loop
...the analog plus company TM XR-21A Monolithic Phase Locked Loop FEATURES APPLICATIONS June 1997-3 Wide Frequency Range: 0.Hz to 2MHz Wide Supply Voltage Range: V to 26V Wide Dynamic Range: 300V to 3V,
More informationCHAPTER 3: OSCILLATORS AND WAVEFORM-SHAPING CIRCUITS
CHAPTER 3: OSCILLATORS AND WAVEFORM-SHAPING CIRCUITS In the design of electronic systems, the need frequently arises for signals having prescribed standard waveforms (e.g., sinusoidal, square, triangle,
More informationSEM: V EXAM MARKS: 50 BRANCH: EC IA MARKS: 25 SUBJECT: ANALOG COMMUNICATION & LIC LAB SUB CODE: 06ECL58
LIST OF EXPERIMENTS SEM: V EXAM MARKS: 50 BRANCH: EC IA MARKS: 25 SUBJECT: ANALOG COMMUNICATION & LIC LAB SUB CODE: 06ECL58 1) Active low pass & high pass filters second order 2) Active band pass & band
More informationB.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering)
Code: 13A04404 R13 B.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering) Time: 3 hours Max. Marks: 70 PART A
More informationLinear electronic. Lecture No. 1
1 Lecture No. 1 2 3 4 5 Lecture No. 2 6 7 8 9 10 11 Lecture No. 3 12 13 14 Lecture No. 4 Example: find Frequency response analysis for the circuit shown in figure below. Where R S =4kR B1 =8kR B2 =4k R
More informationINTEGRATED CIRCUITS. SA571 Compandor. Product specification 1997 Aug 14 IC17 Data Handbook
INTEGRATED CIRCUITS 1997 Aug 14 IC17 Data Handbook DESCRIPTION The is a versatile low cost dual gain control circuit in which either channel may be used as a dynamic range compressor or expandor. Each
More informationSpecial-Purpose Operational Amplifier Circuits
Special-Purpose Operational Amplifier Circuits Instrumentation Amplifier An instrumentation amplifier (IA) is a differential voltagegain device that amplifies the difference between the voltages existing
More informationGOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2012 SCHEME OF VALUATION
GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-0 SCHEME OF VALUATION Subject Code: 0 Subject: Qn. PART - A 0. Which is the largest of three
More informationDimensions in inches (mm) .268 (6.81).255 (6.48) .390 (9.91).379 (9.63) .045 (1.14).030 (.76) 4 Typ. Figure 1. Typical application circuit.
LINEAR OPTOCOUPLER FEATURES Couples AC and DC signals.% Servo Linearity Wide Bandwidth, > KHz High Gain Stability, ±.%/C Low Input-Output Capacitance Low Power Consumption, < mw Isolation Test Voltage,
More informationUTC572M LINEAR INTEGRATED CIRCUIT YOUWANG ELECTRONICS CO.LTD PROGRAMMABLE ANALOG COMPANDOR DESCRIPTION ORDERING INFORMATION FEATURES APPLICATIOS
PROGRAMMABLE ANALOG COMPANDOR DESCRIPTION The UTC572/M is a dual-channel, high-performance gain control circuit in which either channel may be used for dynamic range compression or expansion. Each channel
More informationMODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Linear Integrated Circuit Subject Code:
MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Linear Integrated Circuit Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as
More informationConventional Paper-II-2011 Part-1A
Conventional Paper-II-2011 Part-1A 1(a) (b) (c) (d) (e) (f) (g) (h) The purpose of providing dummy coils in the armature of a DC machine is to: (A) Increase voltage induced (B) Decrease the armature resistance
More information1 2 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2010 Fourth Semester Electrical and Electronics Engineering EE 2254 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS (Common to Instrumentation and Control
More informationLock in time calculation Wenlan Wu (
Lock in time calculation Wenlan Wu (http://cmosedu.com/jbaker/students/wenlan/wenlan.htm) Figure 1 Charge pump PLL block diagram First, for the above feedback system, we can get the loop gain and transfer
More informationVALLIAMMAI ENGINEERING COLLEGE
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur 603 203 DEPARTMENT OF ELECTRONICS AND INSTRUMENTATION ENGINEERING QUESTION BANK III SEMESTER EE6303 Linear Integrated Circuits and Applications
More informationECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)
ECE 363 FINAL (F16) NAME: 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts) You are asked to design a high-side switch for a remotely operated fuel pump. You decide to use the IRF9520 power
More informationAC LAB ECE-D ecestudy.wordpress.com
PART B EXPERIMENT NO: 1 AIM: PULSE AMPLITUDE MODULATION (PAM) & DEMODULATION DATE: To study Pulse Amplitude modulation and demodulation process with relevant waveforms. APPARATUS: 1. Pulse amplitude modulation
More informationLecture 7: Components of Phase Locked Loop (PLL)
Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,
More informationDepartment of Electronics & Telecommunication Engg. LAB MANUAL. B.Tech V Semester [ ] (Branch: ETE)
Department of Electronics & Telecommunication Engg. LAB MANUAL SUBJECT:-DIGITAL COMMUNICATION SYSTEM [BTEC-501] B.Tech V Semester [2013-14] (Branch: ETE) KCT COLLEGE OF ENGG & TECH., FATEHGARH PUNJAB TECHNICAL
More informationQ.P. Code : [ TURN OVER]
Q.P. Code : 587801 8ADF85B2CAF8DDC703193679392A86308ADF85B2CAF8DDC703193679392A86308ADF85B2CAF8DDC703193679392A86308ADF85B2CAF8DDC703193679392A86308ADF85B2CAF8DDC70 6308ADF85B2CAF8DDC703193679392A86308ADF85B2CAF8DDC703193679392A86308ADF85B2CAF8DDC703193679392A86308ADF85B2CAF8DDC703193679392A86308ADF85B2CAF8DDC703
More informationMAS.836 HOW TO BIAS AN OP-AMP
MAS.836 HOW TO BIAS AN OP-AMP Op-Amp Circuits: Bias, in an electronic circuit, describes the steady state operating characteristics with no signal being applied. In an op-amp circuit, the operating characteristic
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad
1 P a g e INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043 ELECTRONICS AND COMMUNICATION ENGINEERING TUTORIAL QUESTION BANK Name : INTEGRATED CIRCUITS APPLICATIONS Code
More informationLecture 17 - Microwave Mixers
Lecture 17 - Microwave Mixers Microwave Active Circuit Analysis and Design Clive Poole and Izzat Darwazeh Academic Press Inc. Poole-Darwazeh 2015 Lecture 17 - Microwave Mixers Slide1 of 42 Intended Learning
More information