ECE 301 Digital Electronics
|
|
- Magdalene Bryan
- 6 years ago
- Views:
Transcription
1 ECE 301 Digital Electronics Constraints in Logic Circuit Design (Lecture #14) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design, 6 th Edition, by Roth and Kinney, and were used with permission from Cengage Learning.
2 Logic Circuits Thus far, we have focused on the design of logic circuits in terms of their logical behavior only. When designing a logic circuit, we must also consider several real-world constraints, including: Noise Fan-out Fan-in Power consumption Time delay Transient behavior Spring 2011 ECE Digital Electronics 2
3 Representing Logic Levels A voltage range is specified for each logic level. VDD Logic 1 V 1,MIN Threshold voltages Undefined V 0,MAX GND Logic 0 Spring 2011 ECE Digital Electronics 3
4 Noise and Noise Margin Spring 2011 ECE Digital Electronics 4
5 Noise External noise sources can cause the logic gate output voltages to deviate from their expected values. noise V OH V IH V OL V IL As a result, the voltages may be misinterpretted. An output low voltage not interpreted as a logic 0 An output high voltage not interpreted as a logic 1 Spring 2011 ECE Digital Electronics 5
6 Noise Margin Must select logic gates to allow the logic circuit to function properly even in the presence of noise. The noise margin is the amount of noise that the logic circuit can withstand while still functioning properly. It is a measure of the noise immunity provided by the logic circuit. The noise margin is defined for both logic 1 and logic 0 NM H = V OH V IH High noise margin NM L = V IL V OL Low noise margin Spring 2011 ECE Digital Electronics 6
7 Noise Margin VDD Logic 1 VDD V OH Logic 1 VDD V OH NM H V IH Undef Undef V IH V IL GND Logic 0 V OL GND Logic 0 V IL V OL GND NM L Input Output Noise Margin Spring 2011 ECE Digital Electronics 7
8 Noise Margin The noise margin must be positive, for both logic 1 and logic 0, for the circuit to function properly. V OH (driver) > V IH (load) V OL (driver) < V IL (load) A negative noise margin implies that the voltage output by the driving gate will not be interpreted properly by the load gate(s). V OH V OH + noise Driver V OL V OL + noise Load Spring 2011 ECE Digital Electronics 8
9 Example: Noise Margin Calculate NM H and NM L when a 74LS08 drives a 74LS32. Spring 2011 ECE Digital Electronics 9
10 Example: Noise Margin V OH, V OL Spring 2011 ECE Digital Electronics 10
11 Example: Noise Margin V IH, V IL Spring 2011 ECE Digital Electronics 11
12 Example: Noise Margin Gate V OH V OL V IH V IL NM H NM L LS08 2.7V 0.4V 0.7V 0.4V LS32 2.0V 0.8V LS08 HC32 HC32 LS08 Spring 2011 ECE Digital Electronics 12
13 Example: Noise Margin Calculate NM H and NM L when a 74HC32 drives a 74LS08. Spring 2011 ECE Digital Electronics 13
14 Example: Noise Margin 74HC32 V OH, V OL Spring 2011 ECE Digital Electronics 14
15 Example: Noise Margin V IH, V IL Spring 2011 ECE Digital Electronics 15
16 Example: Noise Margin Gate V OH V OL V IH V IL NM H NM L LS08 LS32 LS08 HC32 HC V 0.26V 2.18V 0.54V LS08 2.0V 0.8V Spring 2011 ECE Digital Electronics 16
17 Example: Noise Margin Calculate NM H and NM L when a 74LS08 drives a 74HC32. Spring 2011 ECE Digital Electronics 17
18 Example: Noise Margin V OH, V OL Spring 2011 ECE Digital Electronics 18
19 Example: Noise Margin 74HC32 V IH, V IL Spring 2011 ECE Digital Electronics 19
20 Example: Noise Margin Gate V OH V OL V IH V IL NM H NM L LS08 LS32 LS08 2.7V 0.4V V 0.95 HC V 1.35V HC32 LS08 Spring 2011 ECE Digital Electronics 20
21 Example: Noise Margin Gate V OH V OL V IH V IL NM H NM L LS08 2.7V 0.4V 0.7V 0.4V LS32 2.0V 0.8V LS08 2.7V 0.4V V 0.95 HC V 1.35V HC V 0.26V 2.18V 0.54V LS08 2.0V 0.8V Spring 2011 ECE Digital Electronics 21
22 Fan-out Spring 2011 ECE Digital Electronics 22
23 Fan-out To the input of n logic gates Fan-out is the number of logic gate inputs that can be properly driven by a single logic gate output. Spring 2011 ECE Digital Electronics 23
24 Fan-out Logic gates can sink and source a limited amount of current, both at the input and the output. These currents are defined in terms of four parameters I OH = output high current I IH = input high current I OL = output low current I IL = input low current These are specified in the data sheet for the corresponding logic gate. They differ from one logic family to another. Spring 2011 ECE Digital Electronics 24
25 Fan-out Fan-out is limited by the output current of the driving gate and the input current of the load gates. Fan-out is calculated, simply, as the ratio of the output current (of the driving gate) to the total input current (of the load gates). It must be calculated for both the logic 1 output (highstate) and the logic 0 output (low-state). Both must be considered when designing a logic circuit. Select the worst-case as the limit. Spring 2011 ECE Digital Electronics 25
26 Fan-out Low-state Fan-out = Floor[ I OL_max (driver) / I IL_max (load) ] High-state Fan-out = Floor[ I OH_max (driver) / I IH_max (load) ] Spring 2011 ECE Digital Electronics 26
27 Example: Fan-out Calculate the fan-out when a 74LS08 drives one or more 74LS32. Spring 2011 ECE Digital Electronics 27
28 Example: Fan-out I OH, I OL Spring 2011 ECE Digital Electronics 28
29 Example: Fan-out I IH, I IL Spring 2011 ECE Digital Electronics 29
30 Example: Noise Margin Gate I OH I OL I IH I IL FO H FO L LS ma 8 ma LS32 20 µa 0.36 ma LS08 HC32 HC32 LS08 Spring 2011 ECE Digital Electronics 30
31 Example: Fan-out Calculate the fan-out when a 74HC32 drives one or more 74LS08. Spring 2011 ECE Digital Electronics 31
32 Example: Fan-out 74HC32 I OH, I OL Spring 2011 ECE Digital Electronics 32
33 Example: Fan-out I IH, I IL Spring 2011 ECE Digital Electronics 33
34 Example: Noise Margin Gate I OH I OL I IH I IL FO H FO L LS08 LS32 LS08 HC32 HC ma 4.0 ma LS08 20 µa 0.36 ma Spring 2011 ECE Digital Electronics 34
35 Example: Fan-out Calculate the fan-out when a 74LS08 drives one or more 74HC32. Spring 2011 ECE Digital Electronics 35
36 Example: Fan-out I OH, I OL Spring 2011 ECE Digital Electronics 36
37 Example: Fan-out 74HC32 I IH, I IL Spring 2011 ECE Digital Electronics 37
38 Example: Noise Margin Gate I OH I OL I IH I IL FO H FO L LS08 LS32 LS ma 8 ma HC32 1 µa 1 µa HC32 LS08 Spring 2011 ECE Digital Electronics 38
39 Example: Noise Margin Gate I OH I OL I IH I IL FO H FO L LS ma 8 ma LS32 20 µa 0.36 ma LS ma 8 ma HC32 1 µa 1 µa HC ma 4.0 ma LS08 20 µa 0.36 ma Spring 2011 ECE Digital Electronics 39
40 Fan-out Exceeding fan-out limit leads to Increase in output-low voltage (V OL ) And possibly the wrong logic state Decrease in output-high voltage (V OH ) And possibly the wrong logic state Increase in temperature And possible destruction of the circuit / device Increase in propagation delay Spring 2011 ECE Digital Electronics 40
41 Effect of Fan-out on Gate Delay V f for n = 1 V DD V f for n = 4 Gnd 0 Time (c) Propagation times for different values of n Spring 2011 ECE Digital Electronics 41
42 Electrical Constraints Devices in the same logic family have the same electrical characteristics. Devices in different logic families often have different electrical characteristics. In order to interconnect devices of different logic families: Must consider the noise margin voltage constraint Must consider the fan-out current constraint Spring 2011 ECE Digital Electronics 42
43 Fan-in Spring 2011 ECE Digital Electronics 43
44 Fan-in Fan-in is the number of inputs to a logic gate. It is limited by Silicon area Input capacitance Thus, when designing a logic circuit, we must consider the practical limit on the fan-in of the logic gates. Cannot assume that an n-input logic gate is available where n is large. Spring 2011 ECE Digital Electronics 44
45 Fan-in As we have already seen, A SOP expression is most easily realized using a two-level AND-OR circuit A POS expression is most easily realized using a two-level OR-AND circuit However, if the logic circuit requires logic gates that exceed the fan-in limit, an alternate design will be necessary. Manipulate the Boolean expression Realize using a multiple-level circuit Spring 2011 ECE Digital Electronics 45
46 Example: Fan-in Design a combinational logic circuit using 3-input NOR gates only, for the following logic function: F(A,B,C,D) = Π M(1, 2, 6, 7, 11, 12, 13) Spring 2011 ECE Digital Electronics 46
47 Example: Fan-in F = [b + d + (a + c)(a + c )][a + c + b d][a + b + c] Spring 2011 ECE Digital Electronics 47
48 Questions? Spring 2011 ECE Digital Electronics 48
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates
Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates Learning Outcome: an ability to analyze and design CMOS logic gates Learning Objectives: 1-1. convert numbers from one base (radix) to another:
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 8 NMOS gates Ch06L8-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline NMOS (n-channel based MOSFETs based circuit) NMOS Features
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability
More informationMicrocontroller Systems. ELET 3232 Topic 13: Load Analysis
Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission
More informationDigital Circuits and Operational Characteristics
Digital Circuits and Operational Characteristics 1. DC Supply Voltage TTL based devices work with a dc supply of +5 Volts. TTL offers fast switching speed, immunity from damage due to electrostatic discharges.
More informationUNISONIC TECHNOLOGIES CO., LTD CD4069
UNISONIC TECHNOLOGIES CO., LTD CD4069 INVERTER CIRCUITS DESCRIPTION The UTC CD4069 consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating
More informationDigital logic families
Digital logic families Digital logic families Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong.
More informationMM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The MM74HC132 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well
More informationMM74HCU04 Hex Inverter
MM74HCU04 Hex Inverter General Description The MM74HCU04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationLecture 11 Digital Circuits (I) THE INVERTER
Lecture 11 Digital Circuits (I) THE INVERTER Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up Reading Assignment: Howe and Sodini; Chapter 5, Sections 5.1-5.3 6.12
More informationMM74HC00 Quad 2-Input NAND Gate
Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationDigital Microelectronic Circuits ( ) Terminology and Design Metrics. Lecture 2: Presented by: Adam Teman
Digital Microelectronic Circuits (361-1-3021 ) Presented by: Adam Teman Lecture 2: Terminology and Design Metrics 1 Last Week Introduction» Moore s Law» History of Computers Circuit analysis review» Thevenin,
More informationECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics
ECE 484 VLSI Digital Circuits Fall 2016 Lecture 02: Design Metrics Dr. George L. Engel Adapted from slides provided by Mary Jane Irwin (PSU) [Adapted from Rabaey s Digital Integrated Circuits, 2002, J.
More informationLecture 11 Circuits numériques (I) L'inverseur
Lecture 11 Circuits numériques (I) L'inverseur Outline Introduction to digital circuits The inverter NMOS inverter with resistor pull-up 6.12 Spring 24 Lecture 11 1 1. Introduction to digital circuits:
More informationUnit 1 Session - 3 TTL Parameters
Objectives Understanding various TTL Parameters Floating Inputs Worst-Case Input Voltages & Output Voltages Profiles and Windows Compatibility Sourcing and Sinking Noise Immunity Standard Loading and Loading
More informationBasic Characteristics of Digital ICs
ECEN202 Section 2 Characteristics of Digital IC s Part 1: Specification of characteristics An introductory look at digital IC s: Logic families Basic construction and operation Operating characteristics
More informationVLSI Design I; A. Milenkovic 1
CPE/EE 427, CPE 527 VLSI Design I L02: Design Metrics Department of Electrical and Computer Engineering University of Alabama in Huntsville Aleksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-03f
More informationNoise Margin Definition
Noise Margin Definition (from JEDEC Dictionary) Noise margin: The maximum voltage amplitude of extraneous signal that can be algebraically added to the noise-free worst-case input level without causing
More informationQuad 2-input AND gate
Quad 2-input AND gate BU40B / BU40BF / BU40BF The BU40B, BU40BF, and BU40BF are dual-input positive-logic AND gates with four circuits mounted on a single chip. An inverter-type buffer is added to the
More information74VHCT244ATTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)
OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 5.4 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.),
More informationChapter 6 DIFFERENT TYPES OF LOGIC GATES
Chapter 6 DIFFERENT TYPES OF LOGIC GATES Lesson 9 CMOS gates Ch06L9-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline CMOS (n-channel based MOSFETs based circuit) CMOS Features
More informationLecture 12 - Digital Circuits (I) The inverter. October 20, 2005
6.12 - Microelectronic Devices and Circuits - Fall 25 Lecture 12-1 Lecture 12 - Digital Circuits (I) The inverter October 2, 25 Contents: 1. Introduction to digital electronics: the inverter 2. NMOS inverter
More informationClassification of Digital Circuits
Classification of Digital Circuits Combinational logic circuits. Output depends only on present input. Sequential circuits. Output depends on present input and present state of the circuit. Combinational
More informationObsolete Product(s) - Obsolete Product(s)
QUAD 2-INPUT AND GATE HIGH SPEED: t PD = 4.7 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.), V IL = 0.8V (MAX) POWER DOWN PROTECTION
More informationDigital Electronics Part II - Circuits
Digital Electronics Part II - Circuits Dr. I. J. Wassell Gates from Transistors 1 Introduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits
More information74VHC08 QUAD 2-INPUT AND GATE
QUAD 2-INPUT AND GATE HIGH SPEED: t PD = 4.3 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON
More information74VHCT00ATTR QUAD 2-INPUT NAND GATE
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 5 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.), V IL = 0.8V (MAX) POWER DOWN PROTECTION
More informationDO NOT COPY DO NOT COPY
184 hapter 3 Digital ircuits Table 3-13 Manufacturers logic data books. Manufacturer Order Number Topics Title Year Texas Instruments SDLD001 74, 74S, 74LS TTL TTL Logic Data Book 1988 Texas Instruments
More informationDepartment of EECS. University of California, Berkeley. Logic gates. September 1 st 2001
Department of EECS University of California, Berkeley Logic gates Bharathwaj Muthuswamy and W. G. Oldham September 1 st 2001 1. Introduction This lab introduces digital logic. You use commercially available
More information74VHC174 HEX D-TYPE FLIP FLOP WITH CLEAR
HEX D-TYPE FLIP FLOP WITH CLEAR HIGH SPEED: f MAX = 175MHz (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION
More informationHex Schmitt trigger BU4584B / BU4584BF / BU4584BFV. Standard ICs
Hex Schmitt trigger BU44B / BU44BF / BU44BF The BU44B, BU44BF, and BU44BF are inverter-type Schmitt trigger circuits, with six circuits mounted on a single chip. These are ideal when enhanced noise immunity
More informationMM74HC04 Hex Inverter
MM74HC04 Hex Inverter Features Typical propagation delay: 8ns Fan out of 10 LS-TTL loads Quiescent power consumption: 10µW maximum at room temperature Low input current: 1µA maximum General Description
More informationTC74HC240AP,TC74HC240AF,TC74HC240AFW TC74HC241AP,TC74HC241AF TC74HC244AP,TC74HC244AF,TC74HC244AFW
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC240AP,TC74HC240AF,TC74HC240AFW TC74HC241AP,TC74HC241AF TC74HC244AP,TC74HC244AF,TC74HC244AFW Octal Bus Buffer TC74HC240AP/AF/AFW TC74HC241AP/AF
More informationDO NOT COPY DO NOT COPY DO NOT COPY
Section 3.8 CMOS Logic Families 133 We ll have more to say about CMOS/TTL interfacing in Section 3.12. For now, it is useful simply to note that HC and HCT are essentially identical in their output specifications;
More informationEE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 23 p. 1/16 EE 42/100 Lecture 23: CMOS Transistors and Logic Gates ELECTRONICS Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad University
More information74VHC14 Hex Schmitt Inverter
74HC14 Hex Schmitt Inverter Features High Speed: t PD = 5.5 ns (Typ.) at CC = 5 Low Power Dissipation: I CC = 2 μa (Max.) at T A = 25 C High Noise Immunity: NIH = NIL = 28% CC (Min.) Power down protection
More informationTC74HC14AP,TC74HC14AF
Hex Schmitt Inverter TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC14AP,TC74HC14AF TC74HC14AP/AF The TC74HC14A is a high speed CMOS SCHMITT INERTER fabricated with silicon gate C 2 MOS
More information74LVX04TTR LOW VOLTAGE CMOS HEX INVERTER WITH 5V TOLERANT INPUTS
LOW OLTAGE CMOS HEX INERTER WITH 5 TOLERANT INPUTS HIGH SPEED : t PD = 4.1ns (TYP.) at CC = 3.3 5 TOLERANT INPUTS INPUT OLTAGE LEEL : IL =0.8, IH =2 at CC =3 LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at
More informationCD4069UBC Inverter Circuits
CD4069UBC Inverter Circuits General Description The CD4069UB consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range, low power
More informationDM74LS14 Hex Inverter with Schmitt Trigger Inputs
Hex Inverter with Schmitt Trigger Inputs General Description This device contains six independent gates each of which performs the logic INVERT function. Each input has hysteresis which increases the noise
More information74LVX257 LOW VOLTAGE CMOS QUAD 2 CHANNEL MULTIPLEXER (3-STATE) WITH 5V TOLERANT INPUTS
LOW VOLTAGE CMOS QUAD 2 CHANNEL MULTIPLEXER (3-STATE) WITH 5V TOLERANT INPUTS HIGH SPEED: t PD =5.8ns (TYP.) at V CC = 3.3V 5V TOLERANT INPUTS POWER-DOWN PROTECTION ON INPUTS INPUT VOLTAGE LEVEL: V IL
More informationUTC UNISONIC TECHNOLOGIES CO. LTD 1 INVERTER CIRCUITS
UTC CD469 INERTER CIRCUITS DESCRIPTION The UTC CD469 consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range, low power consumption,
More informationECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 5: Basic CMOS Inverter Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last Lecture
More informationMM74HC14 Hex Inverting Schmitt Trigger
MM74HC14 Hex Inverting Schmitt Trigger Features Typical propagation delay: 13ns Wide power supply range: 2V 6V Low quiescent current: 20µA maximum (74HC Series) Low input current: 1µA maximum Fanout of
More informationDM74LS132 Quad 2-Input NAND Gate with Schmitt Trigger Input
August 1986 Revised March 2000 DM74LS132 Quad 2-Input NAND Gate with Schmitt Trigger Input General Description This device contains four independent gates each of which performs the logic NAND function.
More informationPractice Homework Problems for Module 1
Practice Homework Problems for Module 1 1. Unsigned base conversions (LO 1-1). (a) (2C9E) 16 to base 2 (b) (1101001) 2 to base 10 (c) (1101001) 2 to base 16 (d) (8576) 10 to base 16 (e) (A27F) 16 to base
More informationQuad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS
TECHNICAL DATA Quad 2-Input NAND Gate High-oltage Silicon-Gate CMOS The NAND gates provide the system designer with direct emplementation of the NAND function. Operating oltage Range:.0 to 18 Maximum input
More information74LVQ11TTR TRIPLE 3-INPUT AND GATE
TRIPLE 3-INPUT AND GATE HIGH SPEED: t PD = 4.7ns (TYP.) at V CC = 3.3 V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: I CC = 2µA (MAX.) at T A =25 C LOW NOISE: V OLP = 0.3V (TYP.) at V CC = 3.3V 75Ω
More informationMC1488 RS-232C QUAD LINE DRIVER
RS-232C QUAD LINE DRIVER CURRENT LIMITED OUTPUT ±10mA TYP. POWER-OFF SOURCE IMPEDANCE 300Ω MIN. SIMPLE SLEW RATE CONTROL WITH EXTERNAL CAPACITOR FLEXIBLE OPERATING SUPPLY RANGE INPUTS ARE TTL AND µp COMPATIBLE
More informationM74HCT04. Hex inverter. Features. Description
Hex inverter Features High speed: t PD = 11 ns (typ.) at =4.5V Low power dissipation: I CC = 1 μa (max.) at T A =25 C Compatible with TTL outputs: V IH = 2 V (min.) V IL = 0.8 V (max) Balanced propagation
More informationECE 3160 DIGITAL SYSTEMS LABORATORY
ECE 3160 DIGITAL SYSTEMS LABORATORY Experiment 2 Voltage and Current Characteristics of HC Device Electronics Reference: Wakerly chapter 3. Objectives: 1. To measure certain performance and voltage/current
More information74LVX05 LOW VOLTAGE CMOS HEX INVERTER (OPEN DRAIN) WITH 5V TOLERANT INPUTS
LOW VOLTAGE CMOS HEX INVERTER (OPEN DRAIN) WITH 5V TOLERANT INPUTS HIGH SPEED: t PD = 4.8ns (TYP.) at V CC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL: V IL =0.8V, V IH =2V at V CC =3V LOW POWER DISSIPATION:
More information74VHCT16244ATTR 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED)
16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED) HIGH SPEED: t PD = 5.4 ns (TYP.) at V CC =5V LOW POWER DISSIPATION: I CC =4µA (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH =2V (MIN.) V IL
More informationM74HCT02TTR QUAD 2-INPUT NOR GATE
QUAD 2-INPUT NOR GATE HIGH SPEED: t PD = 15 ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) BALANCED PROPAGATION
More informationDS MHz Two Phase MOS Clock Driver
DS0026 5 MHz Two Phase MOS Clock Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit Unique circuit design provides both very high speed
More informationTC74HC00AP,TC74HC00AF,TC74HC00AFN
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC00AP/AF/AFN TC74HC00AP,TC74HC00AF,TC74HC00AFN Quad 2-Input NAND Gate The TC74HC00A is a high speed CMOS 2-INPUT NAND GATE fabricated with
More informationTC74HC540AP,TC74HC540AF,TC74HC540AFW TC74HC541AP,TC74HC541AF,TC74HC541AFW
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC540,541AP/AF/AFW TC74HC540AP,TC74HC540AF,TC74HC540AFW TC74HC541AP,TC74HC541AF,TC74HC541AFW Octal Bus Buffer TC74HC540AP/AF/AFW TC74HC541AP/AF/AFW
More informationCD54HC273, CD74HC273, CD54HCT273, CD74HCT273
Data sheet acquired from Harris Semiconductor SCHS174B February 1998 - Revised May 2003 CD54HC273, CD74HC273, CD54HCT273, CD74HCT273 High-Speed CMOS Logic Octal D-Type Flip-Flop with Reset [ /Title (CD74
More informationCD4069, CD4069-SMD Inverter Circuits
CD4069, CD4069-SMD Inverter Circuits General Description The CD4069UB consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range,
More informationLow Power Quint 2-Input OR/NOR Gate
Low Power Quint 2-Input OR/NOR Gate General Description The is a monolithic quint 2-input OR/NOR gate with common enable. All inputs have 50 kω pull-down resistors and all outputs are buffered. Ordering
More informationTC4011BP,TC4011BF,TC4011BFN,TC4011BFT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4011BP/BF/BFN/BFT TC4011BP,TC4011BF,TC4011BFN,TC4011BFT TC4011B Quad 2 Input NAND Gate The TC4011B is 2-input positive logic NAND gate respectively.
More informationObsolete Product(s) - Obsolete Product(s)
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 12ns (TYP.) at V CC = 4.5V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS : V IH = 2V (MIN.) V IL = 0.8V (MAX) BALANCED PROPAGATION
More informationCD4099BC 8-Bit Addressable Latch
CD4099BC 8-Bit Addressable Latch General Description The CD4099BC is an 8-bit addressable latch with three address inputs (A0 A2), an active low enable input (E), active high clear input (CL), a data input
More informationLab Project #2: Small-Scale Integration Logic Circuits
Lab Project #2: Small-Scale Integration Logic Circuits Duration: 2 weeks Weeks of 1/31/05 2/7/05 1 Objectives The objectives of this laboratory project are to design some simple logic circuits using small-scale
More information74LVQ280 9 BIT PARITY GENERATOR
9 BIT PARITY GENERATOR HIGH SPEED: t PD = 8 ns (TYP.) at V CC = 3.3 V COMPATIBLE WITH TTL OUTPUTS LOW POWER DISSIPATION: I CC = 2µA(MAX.) at T A =25 C LOW NOISE: V OLP = 0.3V (TYP.) at V CC = 3.3V 75Ω
More informationTC74AC00P,TC74AC00F,TC74AC00FN,TC74AC00FT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC00P/F/FN/FT TC74AC00P,TC74AC00F,TC74AC00FN,TC74AC00FT Quad 2-Input NAND Gate The TC74AC00 is an advanced high speed CMOS 2-INPUT NAND GATE
More information4-bit counter circa bit counter circa 1990
Digital Logic 4-bit counter circa 1960 8-bit counter circa 1990 Logic gates Operates on logical values (TRUE = 1, FALSE = 0) NOT AND OR XOR 0-1 1-0 0 0 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 0 1 1 1 1 1 0 0 0
More informationTC74AC14P,TC74AC14F,TC74AC14FN,TC74AC14FT
Hex Schmitt Inverter TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC14P/F/FN/FT TC74AC14P,TC74AC14F,TC74AC14FN,TC74AC14FT The TC74AC14 is an advanced high speed CMOS SCHMITT INVERTER
More informationObsolete Product(s) - Obsolete Product(s)
TRIPLE 3-INPUT NOR GATE HIGH SPEED: t PD = 4.1 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON
More informationObsolete Product(s) - Obsolete Product(s)
HEX INVERTER (SINGLE STATE) HIGH SPEED: t PD = 5ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 10% V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationDM74LS126A Quad 3-STATE Buffer
DM74LS126A Quad 3-STATE Buffer General Description This device contains four independent gates each of which performs a non-inverting buffer function. The outputs have the 3-STATE feature. When enabled,
More informationIC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001
IC Logic Families Wen-Hung Liao, Ph.D. 5/16/2001 Digital IC Terminology Voltage Parameters: V IH (min): high-level input voltage, the minimum voltage level required for a logic 1 at an input. V IL (max):
More information74VHC20 DUAL 4-INPUT NAND GATE
DUAL 4-INPUT NAND GATE HIGH SPEED: t PD = 3.3 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON
More informationUSB1T11A Universal Serial Bus Transceiver
Universal Serial Bus Transceiver General Description The USB1T11A is a one chip generic USB transceiver. It is designed to allow 5.0V or 3.3V programmable and standard logic to interface with the physical
More informationObsolete Product(s) - Obsolete Product(s)
HIGH SPEED: f MAX = 180 MHz (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28% V CC (MIN.) POWER DOWN PROTECTION ON INPUTS SYMMETRICAL OUTPUT
More informationQuad 2-input NAND Schmitt trigger
Quad 2-input NAND Schmitt trigger BU4093B / BU4093BF / BU4093BF The BU4093B, BU4093BF, and BU4093BF are 4-circuit, 2-input NAND gates whose input pins all have a Schmitt trigger function. As the circuit
More informationObsolete Product(s) - Obsolete Product(s)
16-BIT BUS BUFFER (NON INVERTED) WITH 3-STATE OUTPUTS, 5V TOLERANT INPUT HIGH SPEED: t PD = 5.3 ns (TYP.) at V CC =3V 5V TOLERANT INPUT LOW POWER DISSIPATION: I CC =4µA (MAX.) at T A =25 C INPUT VOLTAGE
More informationTC74AC367P,TC74AC367F,TC74AC367FN,TC74AC367FT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC367P/F/FN/FT TC74AC367P,TC74AC367F,TC74AC367FN,TC74AC367FT Hex Bus Buffer (3-state) The TC74AC367 is an advanced high speed CMOS HEX BUS
More informationCD4047BC Low Power Monostable/Astable Multivibrator
Low Power Monostable/Astable Multivibrator General Description The CD4047B is capable of operating in either the monostable or astable mode. It requires an external capacitor (between pins 1 and 3) and
More information74LVX132TTR LOW VOLTAGE CMOS QUAD 2-INPUT SCHMITT NAND GATE WITH 5V TOLERANT INPUTS
LOW VOLTAGE CMOS QUAD 2-INPUT SCHMITT NAND GATE WITH 5V TOLERANT INPUTS HIGH SPEED : t PD = 5.9ns (TYP.) at V CC = 3.3V 5V TOLERANT INPUTS LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C TYPICAL
More informationM74HC51TTR DUAL 2 WIDE 2 INPUT AND/OR INVERT GATE
DUAL 2 WIDE 2 INPUT AND/OR INVERT GATE HIGH SPEED: t PD = 11ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL
More information74F3038 Quad 2-input NAND 30 Ω line driver (open collector)
INTEGRATED CIRCUITS Quad 2-input NAND 30 Ω line driver (open collector) Supersedes data of 1990 Jan 29 IC15 Data Handbook 1998 May 21 Quad 2-input NAND 30Ω line driver (open collector) FEATURES 30Ω line
More informationM74HC10TTR TRIPLE 3-INPUT NAND GATE
TRIPLE 3-INPUT NAND GATE HIGH SPEED: t PD = 8ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationObsolete Product(s) - Obsolete Product(s)
QUAD 2-INPUT NAND GATE HIGH SPEED: t PD = 8ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:
More informationMM74HC86 Quad 2-Input Exclusive OR Gate
MM74HC86 Quad 2-Input Exclusive OR Gate Features Typical Propagation Delay: 9ns Wide Operating oltage Range: 2 6 Low Input Current: 1mA Maximum Low Quiescent Current: 20mA Max. (74 Series) Output Drive
More informationDIGITAL ELECTRONICS. Digital Electronics - B1 28/04/ DDC Storey 1. Group B: Digital circuits and devices
Politecnico di Torino - ICT school Group B: Digital circuits and devices DIGITAL ELECTRONICS B DIGITAL CIRCUITS B.1 Logic devices B1 B2 B3 B4 Logic families Combinatorial circuits Basic sequential circuits
More informationTC74AC04P, TC74AC04F, TC74AC04FT
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC04P, TC74AC04F, TC74AC04FT TC74AC04P/F/FT Hex Inverter The TC74AC04 is an advanced high speed CMOS INVERTER fabricated with silicon gate
More informationMM74HC Stage Binary Counter
MM74HC4040 12-Stage Binary Counter Features Typical propagation delay: 16ns Wide operating voltage range: 2 6V Low input current: 1µA Max. Low quiescent current: 80µA Max. (74HC Series) Output drive capability:
More information74VHC132 QUAD 2-INPUT SCHMITT NAND GATE
QUAD 2-INPUT SCHMITT NAND GATE HIGH SPEED: t PD = 3.9 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 2 µa (MAX.) at T A =25 C TYPICAL HYSTERESIS: V h = 1V at V CC = 4.5V POWER DOWN PROTECTION ON
More informationThe entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC
Course: B.Sc. Applied Physical Science (Computer Science) Year & Sem.: IInd Year, Sem - IIIrd Subject: Computer Science Paper No.: IX Paper Title: Computer System Architecture Lecture No.: 10 Lecture Title:
More informationDM74ALS14 Hex Inverter with Schmitt Trigger Inputs
DM74ALS14 Hex Inverter with Schmitt Trigger Inputs General Description This device contains six independent gates, each of which performs the logic INVERT function. Each input has hysteresis which increases
More informationI. Digital Integrated Circuits - Logic Concepts
I. Digital Integrated Circuits - Logic Concepts. Logic Fundamentals: binary mathematics: only operate on and (oolean algebra) simplest function -- inversion = symbol for the inverter INPUT OUTPUT EECS
More informationINTEGRATED CIRCUITS. 74LVC00A Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 11 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Aug 11 IC24 Data Handbook 1998 Apr 28 FEATURES Wide supply range of 1.2V to 3.6V Complies with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5V CMOS
More information74LVC244ATTR LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE
LOW VOLTAGE CMOS QUAD BUS BUFFERS (3-STATE) HIGH PERFORMANCE 5V TOLERANT INPUTS HIGH SPEED: t PD = 5.9ns (MAX.) at V CC = 3V POWER DOWN PROTECTION ON INPUTS AND OUTPUTS SYMMETRICAL OUTPUT IMPEDANCE: I
More informationTC74VHC32F,TC74VHC32FN,TC74VHC32FT,TC74VHC32FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC32F/FN/FT/FK TC74VHC32F,TC74VHC32FN,TC74VHC32FT,TC74VHC32FK Quad 2-Input OR Gate The TC74VHC32 is an advanced high speed CMOS 2-INPUT OR
More informationCD4724BC 8-Bit Addressable Latch
8-Bit Addressable Latch General Description The CD4724BC is an 8-bit addressable latch with three address inputs (A0 A2), an active low enable input (E), active high clear input (C L ), a data input (D)
More informationTC74VHC14F,TC74VHC14FN,TC74VHC14FT,TC74VHC14FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC14F/FN/FT/FK TC74VHC14F,TC74VHC14FN,TC74VHC14FT,TC74VHC14FK Hex Schmitt Inverter The TC74VHC14 is an advanced high speed CMOS SCHMITT INVERTER
More informationFAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES
EXPERIMENT 1 FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES REFERENCES Analysis and Design of Digital Integrated Circuits, Hodges and Jackson, pages 6-7 Experiments in Microprocessors
More information74LCX244TTR LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS
LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS 5V TOLERANT INPUTS AND OUTPUTS HIGH SPEED : t PD = 6.5 ns (MAX.) at V CC = 3V POWER DOWN PROTECTION ON INPUTS AND OUTPUTS
More informationTC74AC05P,TC74AC05F,TC74AC05FN
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74AC05P/F/FN TC74AC05P,TC74AC05F,TC74AC05FN Hex Inverter (open drain) The TC74AC05 is an advanced high speed CMOS INVERTER fabricated with silicon
More information