ECL/PECL Dual Differential 2:1 Multiplexer
|
|
- Lawrence Norton
- 6 years ago
- Views:
Transcription
1 ; Rev 0; 7/02 ECL/PECL Dual Differential 2:1 Multiplexer General Description The fully differential dual 2:1 multiplexer (mux) features extremely low propagation delay (560ps max) and output-to-output skew (40ps max). The device is ideal for clock and data multiplexing applications. The two 2:1 muxes are controlled individually or simultaneously through mux select inputs COM_SEL, SEL0, and SEL1. The mux select inputs are compatible with ECL/PECL logic, and are referenced to on-chip outputs BB0 and BB1, nominally The differential inputs D, D can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip supply output BB as a reference voltage. All the differential inputs have bias and clamp circuits that force the outputs to a low default when the inputs are left open or at EE. The single-ended mux select inputs have pulldowns to EE, providing low default inputs when the select inputs are left open. The device operates with a wide supply range ( EE ) of +3.0 to +5.5 for PECL or -3.0 to -5.5 for ECL, and is pin compatible with the MC100LEL56 and MC100EL56. The is offered in a 20-pin wide SO package, and is specified for operation from -40 C to +85 C. Features 40ps P-P Deterministic Jitter 440ps Differential Propagation Delay 12ps Output-to-Output Skew Individual and Common Select +3.0 to +5.5 Supplies for Differential LPECL/PECL -3.0 to -5.5 Supplies for Differential LECL/ECL Outputs Low for Inputs Open or at EE >2k ESD Protection (Human Body Model) Pin Compatible with MC100LEL56 and MC100EL56 Ordering Information PART TEMP RANGE PIN-PACKAGE EWP -40 C to +85 C 20 Wide SO Applications High-Speed Telecom, Datacom Applications Central-Office Backplane Clock Distribution Access Multiplexers (DSLAM/DLC) TOP IEW D0a DOa 1 2 Pin Configuration Q0 Functional Diagram appears at end of data sheet. BB0 D0b Q0 SEL0 DOb 5 16 COM_SEL D1a 6 15 SEL1 D1a 7 14 BB Q1 D1b 9 12 Q1 D1b EE SO Maxim Integrated Products 1 For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at , or visit Maxim s website at
2 ABSOLUTE MAXIMUM RATINGS EE to 6.0 Inputs (D_, D_, SEL_, COM_SEL) to EE to ( + 0.3) D_ to D_...±3.0 Continuous Output Current...50mA Surge Output Current...100mA BB Sink/Source Current...±0.65mA Junction-to-Ambient Thermal Resistance in Still Air 20-Lead Wide SO C/W Junction-to-Ambient Thermal Resistance with 500LFPM Airflow 20-Lead Wide SO C/W Junction-to-Case Thermal Resistance 20-Lead Wide SO C/W Continuous Power Dissipation (T A = +70 C) 20-Lead Wide SO (derate 10mW/ C above +70 C)...800mW Operating Temperature Range C to +85 C Junction Temperature C Storage Temperature Range C to +150 C ESD Protection Human Body Model (D_, D_,,, SEL_, COM_SEL)... 2k Soldering Temperature (10s) C Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. DC ELECTRICAL CHARACTERISTICS ( EE = 3.0 to 5.5, outputs loaded with 50Ω ±1% to 2. Typical values are at EE = 3.3, IHD = 1, ILD = 1.5, unless otherwise noted.) (Notes 1, 2, 3) PARAMETER SYMBOL CONDITIONS SINGLE-ENDED INPUT SEL_, COM_SEL -40 C +25 C +85 C MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS Input High oltage IH Internally referenced to BB, Figure 1 Input Low oltage IL Internally referenced to BB, Figure 1 Input Current I IN IH, IL µa DIFFERENTIAL INPUT (D_, D_) Single-Ended Input High oltage IH BB connected to the unused input, Figure 1 Single-Ended Input Low oltage IL BB connected to the unused input, Figure 1 High oltage of Differential Input IHD Figure 1 EE EE EE Low oltage of Differential Input ILD Figure 1 EE EE EE Differential Input oltage IHD - ILD Figure Input Current I IN IH, IL, IHD, ILD µa 2
3 DC ELECTRICAL CHARACTERISTICS (continued) ( EE = 3.0 to 5.5, outputs loaded with 50Ω ±1% to 2. Typical values are at EE = 3.3, IHD = 1, ILD = 1.5, unless otherwise noted.) (Notes 1, 2, 3) PARAMETER SYMBOL CONDITIONS OUTPUT (, ) Single-Ended Output High oltage OH Figure 2-40 C +25 C +85 C MIN TYP MAX MIN TYP MAX MIN TYP MAX UNITS Single-Ended Output Low oltage OL Figure Differential Output oltage REFERENCE OUTPUT ( BB ) Reference oltage Output SUPPLY OH - OL Figure m BB I BB = ±0.5mA (Note 4) Supply Current I EE (Note 5) ma
4 AC ELECTRICAL CHARACTERISTICS ( EE = 3.0 to 5.5, outputs loaded with 50Ω ±1% to 2, IHD - ILD = 0.15 to 1, f IN 500MHz, input duty cycle = 50%, input transition time = 125ps (20% to 80%). Typical values are at EE = 3.3, IHD = 1, ILD = 1.5, unless otherwise noted.) (Note 6) PARAMETER SYMBOL CONDITIONS Differential Input-to-Output Delay -40 C +25 C +85 C MIN TYP MAX MIN TYP MAX MIN TYP MAX t PLHD, t PHLD Figure ps UNITS Single-Ended Input-to-Output Delay SEL_ and COM_SEL to Output Delay Output-to-Output Skew t PLH1, t PHL1 Figure 3 (Note 7) ps t PLH2, t PHL2 Figure 4 (Note 7) ps t SKOO (Note 8) ps Added Random Jitter t RJ f IN = 500MHz (Note 9) ps (RMS ) Added Deterministic Jitter 1.0Gbps t DJ PRBS pattern (Note 9) ps (P-P) Switching Frequency f MAX OH - OL 300m, Figure GHz Output Rise and Fall Time (20% to 80%) t R, t F Figure ps Note 1: Measurements are made with the device in thermal equilibrium. Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. Note 3: DC parameters production tested at T A = +25 C and guaranteed by design over the full operating temperature range. Note 4: Use BB only for inputs that are on the same device as the BB reference. Note 5: All pins open except and EE. Note 6: Guaranteed by design and characterization. Limits are set at ±6 sigma. Note 7: Test conditions are IH = 1.11 and IL = Note 8: Measured between outputs of the same part at the signal crossing points for a same-edge transition. Differential input signal. Note 9: Device jitter added to the input signal. Differential input signal. 4
5 - 200m/div DIFFERENTIAL OUTPUT EYE PATTERN AT 1Gbps, PRBS , NRZ DATA PATTERN toc01-200m/div DIFFERENTIAL OUTPUT EYE PATTERN AT 500Mbps, PRBS , NRZ DATA PATTERN Typical Operating Characteristics ( EE = 3.3, IHD = 1, ILD = 1.5, COM_SEL = low, SEL_ = low, outputs loaded with 50Ω ±1% to 2, f IN = 500MHz, input duty cycle = 50%, input transition time = 125ps (20% to 80%), unless otherwise noted.) toc02 SUPPLY CURRENT (ma) SUPPLY CURRENT (I EE ) vs. TEMPERATURE toc ps/div 300ps/div TEMPERATURE ( C) DIFFERENTIAL OUTPUT OLTAGE OUTPUT AMPLITUDE ( OH - OL ) vs. FREQUENCY ILD = 0.5 toc04 TRANSITION TIME (ps) TRANSITION TIME vs. TEMPERATURE t R t F toc05 TRANSITION TIME (ps) DIFFERENTIAL PROPAGATION DELAY vs. TEMPERATURE t PLHD t PHLD toc FREQUENCY (MHz) TEMPERATURE ( C) TEMPERATURE ( C) 5
6 PIN NAME FUNCTION 1 D0a Noninverting Differential Input a for MUX 0. Internal 120kΩ pulldown to EE. Pin Description 2 D0a Inverting Differential Input a for MUX 0. Internal 120kΩ pulldown to EE and 120kΩ pullup to. 3 BB0 single-ended operation. When used, bypass BB0 to with a 0.01µF ceramic capacitor. Otherwise Reference Output oltage. Connect to the inverting or noninverting clock input to provide a reference for leave open. BB0 is internally connected to BB1. 4 D0b Noninverting Differential Input b for MUX 0. Internal 120kΩ pulldown to EE. 5 D0b Inverting Differential Input b for MUX 0. Internal 120kΩ pulldown to EE and 120kΩ pullup to. 6 D1a Noninverting Differential Input a for MUX 1. Internal 120kΩ pulldown to EE. 7 D1a Inverting Differential Input a for MUX 1. Internal 120kΩ pulldown to EE and 120kΩ pullup to. 8 BB1 single-ended operation. When used, bypass BB1 to with a 0.01µF ceramic capacitor. Otherwise Reference Output oltage. Connect to the inverting or noninverting clock input to provide a reference for leave open. BB1 is internally connected to BB0. 9 D1b Noninverting Differential Input b for MUX 1. Internal 120kΩ pulldown to EE. 10 D1b Inverting Differential Input b for MUX 1. Internal 120kΩ pulldown to EE and 120kΩ pullup to. 11 EE Negative Supply oltage 12 Q1 Inverting Output for MUX 1. Typically terminate with 50Ω resistor to Q1 Noninverting Output for MUX 1. Typically terminate with 50Ω resistor to 2. Positive Supply oltage. Bypass each 14, 20 to EE with 0.1µF and 0.01µF ceramic capacitors. Place the CC capacitors as close to the device as possible with the smaller value capacitor closest to the device. 15 SEL1 Select Logic Input for MUX 1. Internal 210kΩ pulldown to EE. 16 COM_SEL Common Select Logic Input. Internal 210kΩ pulldown to EE. 17 SEL0 Select Logic Input for MUX 0. Internal 210kΩ pulldown to EE. 18 Q0 Inverting Output for MUX 0. Typically terminate with 50Ω resistor to Q0 Noninverting Output for MUX 0. Typically terminate with 50Ω resistor to 2. IHD (MAX) IHD - ILD ILD (MAX) BB IH IHD (MIN) IL IHD - ILD EE ILD (MIN) EE DIFFERENTIAL INPUT OLTAGE DEFINITION SINGLE-ENDED INPUT OLTAGE DEFINITION Figure 1. Input Definitions 6
7 D_ D_ t PLHD IHD - ILD t PHLD IHD ILD OH OH - OL OL 80% OH - OL 80% DIFFERENTIAL OUTPUT WAEFORM 0 (DIFFERENTIAL) 20% OH - OL 20% - t R t F Figure 2. Differential Input-to-Output Propagation Delay Timing Diagram D_ WHEN D_ = BB IH BB OR BB D_ WHEN D_ = BB IL t PLH1 t PHL1 OH OH - OL OL Figure 3. Single-Ended Input-to-Output Propagation Delay Timing Delay 7
8 D_a AND D_b D_a AND D_b IHD - ILD IHD ILD IH BB SEL_ WHEN COM_SEL = LOW OR COM_SEL WHEN SEL_ = LOW t PLH2 t PHL2 IL OH OH - OL OL Figure 4. Select Inputs (COM_SEL, SEL_) to Output (, ) Delay Timing Diagram Detailed Description The dual differential 2:1 multiplexer features extremely low propagation delay (560ps max) and outputto-output skew (40ps max). These features make the device ideal for clock and data multiplexing applications. The two differential muxes are controlled individually or simultaneously through select control inputs, SEL0, SEL1, and COM_SEL (see Table 1). The select control inputs are referenced to BB (nominally 1.33) and are internally pulled down to EE through 210kΩ resistors. By default, the select inputs are low when left open. The differential inputs D_, D_ can be configured to accept a single-ended signal when the unused complementary input is connected to the on-chip reference voltage BB. The reference output voltage, pins BB0 and BB1, provides the input reference voltage for singleended operation for each mux. A single-ended input of at least BB_ ±95m or a differential input of at least 95m switches the outputs to the OH and OL levels Table 1. Input Select Truth Table CONTROL INPUT DATA INPUT COM_SEL SEL_ D_, D_ L or open b * L or open H a H X a *Default input when COM_SEL and SEL_ are left open. specified in the DC Electrical Characteristics. The maximum magnitude of the differential input from D_ to D_ is ±3.0. Specifications for the high and low voltages of a differential input ( IHD and ILD ) and the differential input voltage ( IHD - ILD ) apply simultaneously. The device operates over a wide supply range ( EE ) of +3.0 to +5.5 for PECL or -3.0 to -5.5 for ECL, and is pin compatible with the MC100LEL56 and MC100EL56. Single-Ended Operation A single-ended input can be driven to and EE or by a single-ended LPECL/LECL signal. D_, D_ are differential inputs but can be configured to accept single-ended inputs. This is accomplished by connecting the on-chip reference voltage, BB_, to an unused complementary input as a reference. For example, the differential D0a, D0a input is converted to a noninverting, single-ended input by connecting BB0 to D0a and connecting the single-ended input to D0a. Similarly, an inverting input is obtained by connecting BB0 to D0a and connecting the single-ended input to D0a. When using the BB_ reference output, bypass it with a 0.01µF ceramic capacitor to. If not used, leave it open. The BB_ reference can source or sink 0.5mA, which is sufficient to drive two inputs. 8
9 Applications Information Output Termination Terminate the outputs through 50Ω to 2 or use equivalent Thevenin terminations. Terminate each and output with identical termination on each for minimal distortion. When a single-ended signal is taken from the differential output, terminate both and. Ensure that output currents do not exceed the current limits as specified in the Absolute Maximum Ratings table. Under all operating conditions, the device s total thermal limits should be observed. Supply Bypassing Bypass each to EE with high-frequency surfacemount ceramic 0.1µF and 0.01µF capacitors. Place the capacitors as close to the device as possible, with the 0.01µF capacitor closest to the device pins. Use multiple vias when connecting the bypass capacitors to ground. When using the BB0 or BB1 reference outputs, bypass each one with a 0.01µF ceramic capacitor to. If the BB0 or BB1 reference outputs are not used, they can be left open. Traces Circuit board trace layout is very important to maintain the signal integrity of high-speed differential signals. Maintaining integrity is accomplished in part by reducing signal reflections and skew, and increasing common-mode noise immunity. Signal reflections are caused by discontinuities in the 50Ω characteristic impedance of the traces. Avoid discontinuities by maintaining the distance between differential traces, not using sharp corners or using vias. Maintaining distance between the traces also increases common-mode noise immunity. Reducing signal skew is accomplished by matching the electrical length of the differential traces. TRANSISTOR COUNT: 485 PROCESS: Bipolar Chip Information Functional Diagram 120kΩ D0a D0a D0b D0b MUX 0 Q0 Q0 120kΩ 120kΩ EE D1a D1a D1b D1b MUX 1 Q1 Q1 120kΩ EE SEL0 COM_SEL SEL1 210kΩ EE 9
10 Package Information (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to SOICW.EPS Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 10 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.
TOP VIEW. Maxim Integrated Products 1
19-2648; Rev 0; 10/02 EALUATION KIT AAILABLE 1:5 ifferential (L)PECL/(L)ECL/ General escription The is a low-skew, 1-to-5 differential driver designed for clock and data distribution. This device allows
More informationDual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers
19-2079; Rev 2; 4/09 Dual 1:5 Differential LPECL/LECL/HSTL General Description The are low skew, dual 1-to-5 differential drivers designed for clock and data distribution. These devices accept two inputs.
More informationCLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1
19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.
More informationPART N.C. 1 8 V CC V BB 4. Maxim Integrated Products 1
19-2152; Rev 2; 11/02 ifferential LPECL/LECL/HSTL Receiver/rivers General escription The are low-skew differential receiver/drivers designed for clock and data distribution. The differential input can
More informationSingle LVDS/Anything-to-LVPECL Translator
9-2808; Rev 0; 4/03 Single LVDS/Anything-to-LVPECL Translator General Description The is a fully differential, high-speed, anything-to-lvpecl translator designed for signal rates up to 2GHz. The s extremely
More informationLVDS/Anything-to-LVPECL/LVDS Dual Translator
19-2809; Rev 1; 10/09 LVDS/Anything-to-LVPECL/LVDS Dual Translator General Description The is a fully differential, high-speed, LVDS/anything-to-LVPECL/LVDS dual translator designed for signal rates up
More information3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER
3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER FEATURES Dual, fully differential 2:1 PECL/ECL multiplexer Guaranteed AC parameters over temperature/ voltage: > 3GHz f MAX (toggle) < 100ps within
More informationTOP VIEW. Maxim Integrated Products 1
19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single
More informationLVDS or LVTTL/LVCMOS Input to 14 LVTTL/LVCMOS Output Clock Driver
19-2392; Rev ; 4/2 LVDS or LVTTL/LVCMOS Input to General Description The 125MHz, 14-port LVTTL/LVCMOS clock driver repeats the selected LVDS or LVTTL/LVCMOS input on two output banks. Each bank consists
More information800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch
19-2003; Rev 0; 4/01 General Description The 2 x 2 crosspoint switch is designed for applications requiring high speed, low power, and lownoise signal distribution. This device includes two LVDS/LVPECL
More informationMAX9177EUB -40 C to +85 C 10 µmax IN0+ INO- GND. Maxim Integrated Products 1
19-2757; Rev 0; 1/03 670MHz LVDS-to-LVDS and General Description The are 670MHz, low-jitter, lowskew 2:1 multiplexers ideal for protection switching, loopback, and clock distribution. The devices feature
More informationNOT RECOMMENDED FOR NEW DESIGNS. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER
NOT RECOMMENDED FOR NEW DESIGNS Micrel, Inc. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER FEATURES 2:1 PECL/ECL multiplexer Guaranteed AC-performance over temperature/ voltage >3GHz f MAX (toggle)
More informationTOP VIEW MAX9111 MAX9111
19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications
More informationLVTTL/LVCMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1
19-1991; Rev ; 4/1 EVALUATION KIT AVAILABLE General Description The quad low-voltage differential signaling (LVDS) line driver is ideal for applications requiring high data rates, low power, and low noise.
More informationSingle/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23
19-1803; Rev 3; 3/09 Single/Dual LVDS Line Receivers with General Description The single/dual low-voltage differential signaling (LVDS) receivers are designed for highspeed applications requiring minimum
More informationDual-Rate Fibre Channel Repeaters
9-292; Rev ; 7/04 Dual-Rate Fibre Channel Repeaters General Description The are dual-rate (.0625Gbps and 2.25Gbps) fibre channel repeaters. They are optimized for use in fibre channel arbitrated loop applications
More informationLow-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz
19-3530; Rev 0; 1/05 Low-Jitter, 8kHz Reference General Description The low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz.
More information3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER
3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER FEATURES 2:1 PECL/ECL multiplexer Guaranteed AC performance over temperature/voltage >3GHz f MAX (toggle)
More informationLVTTL/CMOS DATA INPUT 100Ω SHIELDED TWISTED CABLE OR MICROSTRIP PC BOARD TRACES. Maxim Integrated Products 1
19-1927; Rev ; 2/1 Quad LVDS Line Driver with General Description The quad low-voltage differential signaling (LVDS) differential line driver is ideal for applications requiring high data rates, low power,
More informationDual ECL and Dual/Quad PECL, 500ps, Ultra-High-Speed Comparators
19-2409; Rev 1; 9/02 General Description The MAX9600/MAX9601/MAX9602 ultra-high-speed comparators feature extremely low propagation delay (ps). These dual and quad comparators minimize propagation delay
More informationTOP VIEW TCNOM 1 PB1 PB2 PB3 VEEOUT. Maxim Integrated Products 1
19-3252; Rev 0; 5/04 270Mbps SFP LED Driver General Description The is a programmable LED driver for fiber optic transmitters operating at data rates up to 270Mbps. The circuit contains a high-speed current
More information±15kV ESD-Protected, 1Mbps, 1µA RS-232 Transmitters in SOT23-6
19-164; Rev 1; 3/ ±15k ESD-Protected, bps, 1 General Description The / single RS-3 transmitters in a SOT3-6 package are for space- and cost-constrained applications requiring minimal RS-3 communications.
More informationDual-Rate Fibre Channel Limiting Amplifier
19-375; Rev 1; 7/3 Dual-Rate Fibre Channel Limiting Amplifier General Description The dual-rate Fibre Channel limiting amplifier is optimized for use in dual-rate.15gbps/1.65gbps Fibre Channel optical
More information±80V Fault-Protected, 2Mbps, Low Supply Current CAN Transceiver
19-2425; Rev 0; 4/02 General Description The interfaces between the control area network (CAN) protocol controller and the physical wires of the bus lines in a CAN. It is primarily intended for industrial
More informationSingle/Dual LVDS Line Receivers with In-Path Fail-Safe
9-2578; Rev 2; 6/07 Single/Dual LVDS Line Receivers with General Description The single/dual low-voltage differential signaling (LVDS) receivers are designed for high-speed applications requiring minimum
More informationMAX3942 PWC+ PWC- MODSET. 2kΩ + V MODSET - L1 AND L2 ARE HIGH-FREQUENCY FERRITE BEADS REPRESENTS A CONTROLLED-IMPEDANCE TRANSMISSION LINE.
19-2934; Rev 1; 6/7 1Gbps Modulator Driver General Description The is designed to drive high-speed optical modulators at data rates up to 1.7Gbps. It functions as a modulation circuit, with an integrated
More informationULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER
ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER FEATURES Selects between 1 of 8 inputs, and provides 2 precision, low skew LVPECL output copies Guaranteed AC performance
More informationULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 CML FANOUT BUFFER
, IIIIInc. ULTRA PRECISION 8:1 MUX WITH TERNAL TERMATION AND 1:2 CML FANOUT BUFFER Precision Edge Precision Edge FEATURES Selects between 1 of 8 inputs, and provides two precision, low skew CML output
More informationPART. Maxim Integrated Products 1
19-1999; Rev 4; 7/04 3.2Gbps Adaptive Equalizer General Description The is a +3.3V adaptive cable equalizer designed for coaxial and twin-axial cable point-to-point communications applications. The equalizer
More information1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise Transimpedance Preamplifiers for LANs
19-4796; Rev 1; 6/00 EVALUATION KIT AVAILABLE 1.25Gbps/2.5Gbps, +3V to +5.5V, Low-Noise General Description The is a transimpedance preamplifier for 1.25Gbps local area network (LAN) fiber optic receivers.
More informationLow-Voltage, 1.8kHz PWM Output Temperature Sensors
19-266; Rev 1; 1/3 Low-Voltage, 1.8kHz PWM Output Temperature General Description The are high-accuracy, low-power temperature sensors with a single-wire output. The convert the ambient temperature into
More information3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX
3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX FEATURES High-speed 1:4 PECL/ECL fanout buffer 2:1 multiplexer input Guaranteed AC parameters over temp/voltage: > 2.5GHz f MAX (toggle) < 225ps
More informationOSC2 Selector Guide appears at end of data sheet. Maxim Integrated Products 1
9-3697; Rev 0; 4/05 3-Pin Silicon Oscillator General Description The is a silicon oscillator intended as a low-cost improvement to ceramic resonators, crystals, and crystal oscillator modules as the clock
More informationFeatures. Applications. Markets
Precision Low-Power Dual 2:1 LVPECL MUX with Internal Termination General Description The features two, low jitter 2:1 differential multiplexers with 100K LVPECL (800mV) compatible outputs, capable of
More informationOUTPUT UP TO 300mA C2 TOP VIEW FAULT- DETECT OUTPUT. Maxim Integrated Products 1
19-1422; Rev 2; 1/1 Low-Dropout, 3mA General Description The MAX886 low-noise, low-dropout linear regulator operates from a 2.5 to 6.5 input and is guaranteed to deliver 3mA. Typical output noise for this
More informationTOP VIEW. Maxim Integrated Products 1
19-3474; Rev 2; 8/07 Silicon Oscillator with Low-Power General Description The dual-speed silicon oscillator with reset is a replacement for ceramic resonators, crystals, crystal oscillator modules, and
More information140ms (min) WDO Pulse Period PART. Maxim Integrated Products 1
19-2804; Rev 2; 12/05 5-Pin Watchdog Timer Circuit General Description The is a low-power watchdog circuit in a tiny 5- pin SC70 package. This device improves system reliability by monitoring the system
More informationCold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +128 C)
19-2241; Rev 1; 8/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The cold-junction-compensation thermocouple-to-digital converter performs cold-junction compensation and digitizes
More informationNot Recommended for New Designs
Not Recommended for New Designs The MAX99 was manufactured for Maxim by an outside wafer foundry using a process that is no longer available. It is not recommended for new designs. A Maxim replacement
More informationFeatures. Applications. Markets
3.2Gbps Precision, LVDS 2:1 MUX with Internal Termination and Fail Safe Input General Description The is a 2.5V, high-speed, fully differential LVDS 2:1 MUX capable of processing clocks up to 2.5GHz and
More information±15kV ESD-Protected, 3.0V to 5.5V, Low-Power, up to 250kbps, True RS-232 Transceiver
19-1949; Rev ; 1/1 ±15k ESD-Protected, 3. to 5.5, Low-Power, General Description The is a 3-powered EIA/TIA-232 and.28/.24 communications interface with low power requirements, high data-rate capabilities,
More informationPrecision, Low-Power, 6-Pin SOT23 Temperature Sensors and Voltage References
19-2457; Rev 2; 11/03 Precision, Low-Power, 6-Pin SOT23 General Description The are precise, low-power analog temperature sensors combined with a precision voltage reference. They are ideal for applications
More informationDS1083L PLL WITH CENTER- SPREAD DITHERING CLOCK RATE DETECT CONFIGURATION DECODE AND CONTROL
Rev ; 5/7 1MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high-clock, frequency-based, digital electronic equipment. Using an integrated
More informationHigh-Voltage, Low-Power Linear Regulators for
19-3495; Rev ; 11/4 High-oltage, Low-Power Linear Regulators for General Description The are micropower, 8-pin TDFN linear regulators that supply always-on, keep-alive power to CMOS RAM, real-time clocks
More information** Dice/wafers are designed to operate from -40 C to +85 C, but +3.3V. V CC LIMITING AMPLIFIER C FILTER 470pF PHOTODIODE FILTER OUT+ IN TIA OUT-
19-2105; Rev 2; 7/06 +3.3V, 2.5Gbps Low-Power General Description The transimpedance amplifier provides a compact low-power solution for 2.5Gbps communications. It features 495nA input-referred noise,
More informationULTRA-PRECISION DIFFERENTIAL LVPECL 2:1 MUX with INTERNAL TERMINATION
ULTRA-PRECISION DIFFERENTIAL LVPECL 2:1 MUX with TERNAL TERMATION FEATURES Guaranteed AC performance over temperature and voltage: DC to 5Gbps data throughput DC to > 4GHz f MAX (clock) < 260ps propagation
More informationULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with INTERNAL I/O TERMINATION
ULTRA-PRECISION DIFFERENTIAL CML 2:1 MUX with TERNAL I/O TERMATION FEATURES Guaranteed AC performance over temperature and voltage: DC to > 10.7Gbps data throughput DC to > 7GHz f MAX (clock) < 240ps propagation
More informationSY89854U. General Description. Features. Typical Applications. Applications
Precision Low Power 1:4 LVPECL Fanout Buffer/Translator with Internal Termination General Description The is a 2.5V/3.3V precision, highspeed, fully differential 1:4 LVPECL fanout buffer. Optimized to
More informationULTRA PRECISION DIFFERENTIAL CML 4:1 MUX WITH 1:2 FANOUT AND INTERNAL I/O TERMINATION
ULTRA PRECISION DIFFERENTIAL CML 4:1 MUX WITH 1:2 FANOUT AND TERNAL I/O TERMATION FEATURES Selects 1 of 4 differential inputs Provides two copies of the selected input Guaranteed AC performance over temperature
More information±15kV ESD-Protected 52Mbps, 3V to 5.5V, SOT23 RS-485/RS-422 True Fail-Safe Receivers
19-3; Rev 1; 3/11 ±1kV ESD-Protected Mbps, 3V to.v, SOT3 General Description The MAX38E/MAX381E/MAX383E/MAX384E are single receivers designed for RS-48 and RS-4 communication. These devices guarantee data
More information500mA Low-Dropout Linear Regulator in UCSP
19-272; Rev ; 1/2 5mA Low-Dropout Linear Regulator in UCSP General Description The low-dropout linear regulator operates from a 2.5V to 5.5V supply and delivers a guaranteed 5mA load current with low 12mV
More informationULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION
ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION Precision Edge FEATURES Provides crosspoint switching between any input pair to any output pair Guaranteed AC performance over temperature and
More information670MHz LVDS-to-LVDS and Anything-to-LVDS 1:2 Splitters
9-2827; Rev ; 4/04 670MHz LVDS-to-LVDS and Anything-to-LVDS General Description The are 670MHz, low-jitter, lowskew :2 splitters ideal for protection switching, loopback, and clock and signal distribution.
More informationIF Digitally Controlled Variable-Gain Amplifier
19-2601; Rev 1; 2/04 IF Digitally Controlled Variable-Gain Amplifier General Description The high-performance, digitally controlled variable-gain amplifier is designed for use from 0MHz to 400MHz. The
More informationULTRA PRECISION DUAL 2:1 LVPECL MUX WITH INTERNAL TERMINATION
ULTRA PRECISION DUAL 2:1 LVPECL MUX WITH TERNAL TERMATION FEATURES Two independent differential 2:1 multiplexers Guaranteed AC performance over temperature and voltage: DC-to >5Gbps data rate throughput
More informationNOT RECOMMENDED FOR NEW DESIGNS
NOT RECOMMENDED FOR NEW DESIGNS ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 400mV LVPECL FANOUT BUFFER FEATURES - Selects between 1 of 8 inputs, and provides 2 precision, low skew LVPECL
More informationFeatures. Truth Table (1)
3.3V/5V, 4GHz PECL/ECL 2 Clock Generator Precision Edge General Description The is an integrated 2 divider with differential clock inputs. It is functionally equivalent to the SY100EP32V but in an ultra-small
More informationDS4-XO Series Crystal Oscillators DS4125 DS4776
Rev 2; 6/08 DS4-XO Series Crystal Oscillators General Description The DS4125, DS4150, DS4155, DS4156, DS4160, DS4250, DS4300, DS4311, DS4312, DS4622, and DS4776 ceramic surface-mount crystal oscillators
More informationPART TOP VIEW TXD V CC. Maxim Integrated Products 1
9-2939; Rev ; 9/3 5V, Mbps, Low Supply Current General Description The interface between the controller area network (CAN) protocol controller and the physical wires of the bus lines in a CAN. They are
More information3.3V/5V 800MHz LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR
3.3V/5V 800MHz LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR FEATURES Guaranteed AC performance over temp and voltage: DC-to-800MHz f MAX
More informationPA RT MAX3408EUK 100Ω 120Ω. Maxim Integrated Products 1
19-2141; Rev ; 8/1 75Ω/Ω/Ω Switchable Termination General Description The MAX346/MAX347/MAX348 are general-purpose line-terminating networks designed to change the termination value of a line, depending
More informationMAX2387/MAX2388/MAX2389
19-13; Rev 1; /1 EVALUATION KIT AVAILABLE W-CDMA LNA/Mixer ICs General Description The MAX37/MAX3/ low-noise amplifier (LNA), downconverter mixers designed for W-CDMA applications, are ideal for ARIB (Japan)
More informationEVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL Clock Generator QA_C. 125MHz QA QA. 125MHz MAX3679A QB0 QB MHz QB1 QB
19-4858; Rev 0; 8/09 EVALUATION KIT AVAILABLE +3.3V, Low-Jitter Crystal to LVPECL General Description The is a low-jitter precision clock generator with the integration of three LVPECL and one LVCMOS outputs
More informationFeatures. Applications. Markets
Low oltage 1.2/1.8 CML 2:1 MUX 3.2Gbps, 2.5GHz General Description The is a fully differential, low voltage 1.2/1.8 CML 2:1 MUX. The can process clock signals as fast as 3.2GHz or data patterns up to 3.2Gbps.
More informationFeatures. Applications
Ultra-Precision, 8:1 MUX with Internal Termination and 1:2 LVPECL Fanout Buffer Precision Edge General Description The is a low-jitter, low-skew, high-speed 8:1 multiplexer with a 1:2 differential fanout
More information20MHz to 134MHz Spread-Spectrum Clock Modulator for LCD Panels DS1181L
Rev 1; /0 0MHz to 13MHz Spread-Spectrum General Description The is a spread-spectrum clock modulator IC that reduces EMI in high clock-frequency-based, digital electronic equipment. Using an integrated
More informationPRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX
PRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX FEATURES Selects between two clocks, and provides 8 precision, low skew LVPECL output copies Guaranteed AC performance over temperature
More informationFeatures. Applications. Markets
1.5GHz Precision, LVPECL 1:5 Fanout with 2:1 MUX and Fail Safe Input with Internal Termination Precision Edge General Description The is a 2.5/3.3V, 1:5 LVPECL fanout buffer with a 2:1 differential input
More information±15kV ESD-Protected, 460kbps, 1µA, RS-232-Compatible Transceivers in µmax
19-191; Rev ; 1/1 ±15kV ESD-Protected, 6kbps, 1µA, General Description The are low-power, 5V EIA/TIA- 3-compatible transceivers. All transmitter outputs and receiver inputs are protected to ±15kV using
More informationAND INTERNAL TERMINATION
4.5GHz, 1:6 LVPECL Fanout Buffer WITH 2:1 MUX Input AND TERNAL TERMATION FEATURES Provides six ultra-low skew copies of the selected input 2:1 MUX input included for clock switchover applications Guaranteed
More information+3.3V, 2.5Gbps Quad Transimpedance Amplifier for System Interconnects
19-1855 Rev 0; 11/00 +3.3V, 2.5Gbps Quad Transimpedance Amplifier General Description The is a quad transimpedance amplifier (TIA) intended for 2.5Gbps system interconnect applications. Each of the four
More informationULTRA PRECISION DIFFERENTIAL LVPECL 4:1 MUX with 1:2 FANOUT and INTERNAL TERMINATION
ULTRA PRECISION DIFFERENTIAL LVPECL 4:1 MUX with 1:2 FANOUT and TERNAL TERMATION FEATURES Selects 1 of 4 differential inputs Provides two copies of the selected input Guaranteed AC performance over temperature
More information3.3V Dual-Output LVPECL Clock Oscillator
19-4558; Rev 1; 3/10 3.3V Dual-Output LVPECL Clock Oscillator General Description The is a dual-output, low-jitter clock oscillator capable of producing frequency output pair combinations ranging from
More information1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables
19-46; Rev 2; 2/8 EVALUATION KIT AVAILABLE 1Gbps to 12.Gbps General Description The is a 1Gbps to 12.Gbps equalization network that compensates for transmission medium losses encountered with FR4 and cables.
More informationFeatures. Applications. Markets
2GHz, Low-Power, 1:6 LVPECL Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V/3.3V precision, high-speed, 1:6 fanout capable of handling clocks up to 2.0GHz. A
More informationAutomotive Temperature Range Spread-Spectrum EconOscillator
General Description The MAX31091 is a low-cost clock generator that is factory trimmed to output frequencies from 200kHz to 66.6MHz with a nominal accuracy of ±0.25%. The device can also produce a center-spread-spectrum
More informationLow-Jitter, Precision Clock Generator with Four Outputs
19-5005; Rev 0; 10/09 EVALUATION KIT AVAILABLE General Description The is a low-jitter, precision clock generator optimized for networking applications. The device integrates a crystal oscillator and a
More informationLow-Voltage, High-Accuracy, Triple/Quad Voltage µp Supervisory Circuits in SOT Package
19-2324; Rev 2; 12/05 Low-oltage, High-Accuracy, Triple/Quad General Description The precision triple/quad voltage microprocessor (µp) supervisory circuits monitor up to four system-supply voltages and
More informationCurrent-Limited Switch for Single USB Port
9-57; Rev ; / Current-Limited Switch for Single USB Port General Description The is a current-limited, 6mΩ switch with built-in fault blanking. Its accurate preset current limit of.6a to.6a makes it ideally
More informationMicroprocessor Supervisory Reset Circuits with Edge-Triggered, One-Shot Manual Reset
9-2523; Rev ; /5 Microprocessor Supervisory Reset Circuits General Description The microprocessor (µp) supervisory circuits monitor single power-supply voltages from +.8 to +5. and assert a reset if the
More informationBroadband Variable-Gain Amplifiers
1-; Rev 1; / EVALUATION KIT AVAILABLE Broadband Variable-Gain Amplifiers General Description The broadband RF variable-gain amplifiers (VGA) are designed for digital and OpenCable set-tops and televisions.
More informationV CC 2.7V TO 5.5V. Maxim Integrated Products 1
19-3491; Rev 1; 3/07 Silicon Oscillator with Reset Output General Description The silicon oscillator replaces ceramic resonators, crystals, and crystal-oscillator modules as the clock source for microcontrollers
More informationQuad LVDS Line Receiver with Flow-Through Pinout and In-Path Fail-Safe
19-2595; Rev 0; 10/02 Quad LVDS Line Receiver with Flow-Through General Description The quad low-voltage differential signaling (LVDS) line receiver is ideal for applications requiring high data rates,
More informationFeatures. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The is a 2.5V low jitter, low skew, 1:12 LVDS fanout buffer optimized for precision telecom
More information6GHz, 1:6 CML FANOUT BUFFER WITH 2:1 MUX INPUT AND INTERNAL I/O TERMINATION
6GHz, 1:6 CML FANOUT BUFFER WITH 2:1 MUX PUT AND TERNAL I/O TERMATION Precision Edge FEATURES Provides six ultra-low skew copies of the selected input 2:1 MUX input included for clock switchover applications
More information5V/3.3V DUAL DIFFERENTIAL 2:1 MULTIPLEXER
5V/3.3V DUAL DIFFERENTIAL 2:1 MULTIPLEXER FEATURES DESCRIPTION 3.3V and 5V power supply options 440ps propagation delay Separate and common select High bandwidth output transitions Internal 75KΩ input
More information3.3V DIFFERENTIAL LVPECL/CML/LVDS-to-LVTTL TRANSLATOR
3.3V DIFFERENTIAL LVPECL/CML/LVDS-to-LVTTL TRANSLATOR FEATURES 3.3V power supply 1.9ns typical propagation delay 275MHz f MAX Differential LVPECL/CML/LVDS inputs 24mA LVTTL outputs Flow-through pinouts
More informationFour-Channel Thermistor Temperature-to-Pulse- Width Converter
9-234; Rev ; 2/7 Four-Channel Thermistor Temperature-to-Pulse- General Description The four-channel thermistor temperature-topulse-width converter measures the temperatures of up to four thermistors and
More information3V 10-Tap Silicon Delay Line DS1110L
XX-XXXX; Rev 1; 11/3 3V 1-Tap Silicon Delay Line General Description The 1-tap delay line is a 3V version of the DS111. It has 1 equally spaced taps providing delays from 1ns to ns. The series delay lines
More informationUltra-Low-Voltage µp Reset Circuits and Voltage Detectors
19-2625; Rev 2; 12/05 Ultra-Low-oltage µp Reset Circuits and General Description The microprocessor (µp) supervisory circuits monitor ultra-low-voltage power supplies in µp and digital systems. They provide
More informationFeatures. Applications. Markets
Precision LVPECL Runt Pulse Eliminator 2:1 MUX with 1:2 Fanout and Internal Termination General Description The is a low jitter PECL, 2:1 differential input multiplexer (MUX) optimized for redundant source
More informationW-CDMA Upconverter and PA Driver with Power Control
19-2108; Rev 1; 8/03 EVALUATION KIT AVAILABLE W-CDMA Upconverter and PA Driver General Description The upconverter and PA driver IC is designed for emerging ARIB (Japan) and ETSI-UMTS (Europe) W-CDMA applications.
More informationTOP VIEW COM2. Maxim Integrated Products 1
19-3472; Rev ; 1/4 Quad SPST Switches General Description The quad single-pole/single-throw (SPST) switch operates from a single +2V to +5.5V supply and can handle signals greater than the supply rail.
More informationPART* MAX6509HAUK-T MAX6510CAUT-T** MAX6510HAUT-T** TOP VIEW INT GND GND OUT. Maxim Integrated Products 1
19-1617; Rev 2; 11/03 Resistor-Programmable General Description The are fully integrated, resistorprogrammable temperature switches with thresholds set by an external resistor. They require only one external
More informationThree-Channel, Standard-Definition Video Filters MAX11501/MAX11502
19-32; Rev 1; 4/8 EVALUATION KIT AVAILABLE Three-Channel, General Description The / integrated filters offer three channels of 5th-order filters for standard-definition video and include output buffers
More information5GHz, 1:2 LVPECL FANOUT BUFFER/TRANSLATOR WITH INTERNAL INPUT TERMINATION
5GHz, 1:2 LVPECL FANOUT BUFFER/TRANSLATOR WITH TERNAL PUT TERMATION FEATURES Precision 1:2, 800mV LVPECL fanout buffer Guaranteed AC performance over temperature/ voltage: > 5GHz f MAX (clock) < 110ps
More information3.3V/5V DUAL LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR
3.3V/5V DUAL LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR Precision Edge FEATURES 3.3V and 5V power supply option 300ps typical propagation delay Differential LVPECL outputs PNP LVTTL inputs for minimal
More informationDual-/Triple-/Quad-Voltage, Capacitor- Adjustable, Sequencing/Supervisory Circuits
19-0525; Rev 3; 1/07 EVALUATION KIT AVAILABLE Dual-/Triple-/Quad-Voltage, Capacitor- General Description The are dual-/triple-/quad-voltage monitors and sequencers that are offered in a small TQFN package.
More informationSY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination
Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination General Description The is a low-jitter, low skew, high-speed 4x4 crosspoint switch optimized for precision telecom and enterprise
More informationSY58016L. Features. General Description. Applications. Package/Ordering Information. Pin Description
3.3V, 10Gbps Differential CML Line Driver/Receiver with Internal Termination General Description The is a high-speed, current mode logic (CML) differential receiver. It is ideal for interfacing with high
More information