DATA SECURITY USING ADVANCED ENCRYPTION STANDARD (AES) IN RECONFIGURABLE HARDWARE FOR SDR BASED WIRELESS SYSTEMS
|
|
- Carol Wilkerson
- 5 years ago
- Views:
Transcription
1 INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY (IJCET) International Journal of Computer Engineering and Technology (IJCET), ISSN (Print), ISSN (Print) ISSN (Online) Volume 6, Issue 1, January (2015), pp IAEME: Journal Impact Factor (2015): (Calculated by GISI) IJCET I A E M E DATA SECURITY USING ADVANCED ENCRYPTION STANDARD (AES) IN RECONFIGURABLE HARDWARE FOR SDR BASED WIRELESS SYSTEMS Sharanagouda N Patil 1, R.M.Vani 2, P.V.Hunagund 3 1 Dept. of Applied Electronics, Gulbarga University, India 2 Dept. of USIC, Gulbarga University, India 3 Dept. of Applied Electronics, Gulbarga University, India ABSTRACT A software defined radio (SDR) is a radio transmitter/receiver that uses reconfigurable hardware and software for encoding/decoding, modulation/demodulation, and encrypting/decrypting. This allows much more power and flexibility when designing any radio system. The AES algorithm is a block cipher that can encrypt and decrypt digital information. The AES algorithm is capable of using cryptographic keys of 128, 192, and 256 bits. The Rijndael cipher has been selected as the official Advanced Encryption Standard (AES) as it is well suited for reconfigurable hardware. The Advanced Encryption Standard can be programmed in software or built with hardware. However Field Programmable Gate Arrays (FPGAs) offer a more customized solution. This paper talks of AES 128 bit block and 128 bit cipher key and is implemented using VHDL as the hardware description language. Here a new FPGA-based implementation scheme of the AES-128 (Advanced Encryption Standard, with 128-bit key) encryption algorithm is proposed for software defined radio applications. This system aims at reduced hardware structure and high throughput. Xilinx - Project Navigator, ISE 9.1i suite is used for simulation and synthesis. Keywords: AES, Cipher text, FPGA, SDR, VHDL I. INTRODUCTION With ever increasing demand for mobile communication and emergence of many new systems and standards like 3G and 4G and even many researches are going to develop new wireless standards. It has become imperative to implement and design a flexible architecture of radio system 95
2 which accommodates the feature of interoperability and multi functionality and operation of the devices in heterogeneous, variable operating conditions. Different standards of Mobile communication use different type of hardware circuitry. The existing mobile communication standards are primarily designed along national standards and not using a common global standard. So efforts are going on to develop systems which can support multiple mobile communication standards using same hardware but changing the software / firmware or a combination of both. This gave rise to Software Defined Radio which is a new technology being developed. A SDR refers to any reconfigurable or reprogrammable radio system that can show different functionality with the same hardware. A Software Defined Radio can simply be defined as Radio in which some or all of the physical layer functions are software defined. The encryption/decryption functions of the system are defined using higher abstraction levels of HDLs. Today software defined technology offers advantages such as improvements or enhancements without altering the radio hardware, terminals that can cope with the unpredictable dynamic characteristics of highly variable wireless links, efficient use of radio spectrum and power, and many others. The users can use relatively generic reprogrammable hardware and customize it to their needs by choosing only the software implementation that fits their specific application [1,2]. The difference between a digital radio and an SDR is that a digital radio is not reconfigurable. Although a Digital radio has software running on it; the functionality of the components cannot be changed on air. New technology insertion is not available. II. BACKGROUND OF SOFTWARE DEFINED RADIO One of the first software radios was the US Air Force s Integrated Communications Navigation and Identification Avionics (ICNIA) system, which was developed in the late 1970 s. The system used a DSP based modem that is reprogrammable for different platforms. ICNIA s technology has been the foundation for many other military radios. SDR is a radio communication technology which is capable of being re-programmed or reconfigured. SPEAKeasy is a joint Department of Defense and industry program initiated to develop a software programmable radio operating in the range from 2 MHz to 2 GHz, employing waveforms selected from memory or downloaded from disk or reprogrammed over the air [3]. The improvements in DSP and ADC technologies facilitated the shift to software defined radios. Modern functions can be implemented in software with today s high DSPs and General Purpose Processors (GPPs). The low power requirements of the processors enable them to be used in hand terminals. The increased dynamic operating ranges and higher conversion rates of modern ADCs enables digital processing at higher bands. The improvements in middleware technologies permit software functionality to be independent of the underlying hardware [4].The General structure of SDR are given below Figure 1. Figure 1: General Block Diagram of a SDR 96
3 III. BACKGROUND OF AES The AES algorithm is a symmetric block cipher that can encrypt and decrypt information. Encryption converts data to an unintelligible form called cipher-text [5]. Decryption of the ciphertext converts the data back into its original form, which is called plain-text. 3.1 AES encryption The AES algorithm operates on a 128-bit block of data and executed Nr - 1 loop times. A loop is called a round and the number of iterations of a loop, Nr, can be 10, 12 or 14 depending on the key length. The key length is 128, 192 or 256 bits in length respectively. The first and last rounds differ from other rounds in that there is an additional AddRoundKey transformation at the beginning of the first round and no MixCoulmns transformation is performed in the last round. In this paper, we use the key length of 128 bits (AES-128) as a model for general explanation SubBytes Transformation The SubBytes transformation is a non-linear byte substitution, operating on each of the state bytes independently. The SubBytes transformation is done using a once-pre-calculated substitution table called S-box. That S-box table contains 256 numbers (from 0 to 255) and their corresponding resulting values. More details of the method of calculating the S-box table refers to [4]. In this design, we use a look-up table as shown in Table 1. This approach avoids complexity of hardware implementation and has the significant advantage of performing the S-box computation in a single clock cycle, thus reducing the latency ShiftRows Transformation In ShiftRows transformation, the rows of the state are cyclically left shifted over different offsets. Row 0 is not shifted, row 1 is shifted one byte to the left, row 2 is shifted two bytes to the left and row 3 is shifted three bytes to the left. 97
4 3.1.3 MixColumns Transformation In MixColumns transformation, the columns of the state are considered as polynomials over GF (2 8 ) and multiplied by modulo x with a fixed polynomialc(x), given by: c(x)={03}x 3 + {01}x 2 + {01}x + {02} AddRoundKey Transformation In the AddRoundKey transformation, a Round Key is added to the State - resulted from the operation of the MixColumns transformation - by a simple bitwise XOR operation. The RoundKey of each round is derived from the main key using the Key Expansion algorithm [1]. The encryption/decryption algorithm needs eleven 128-bit RoundKey, which are denoted RoundKey[0] RoundKey[10] (the first RoundKey [0] is the main key). 3.2 AES decryption Decryption is a reverse of encryption which inverse round transformations to computes out the original plaintext of an encrypted cipher-text in reverse order. The round transformation of decryption uses the functions AddRoundKey, InvMixColumns, InvShiftRows, and InvSubBytes successively AddRoundKey AddRoundKey is its own inverse function because the XOR function is its own inverse. The round keys have to be selected in reverse order. The description of the other transformations will be given as follows InvShiftRows Transformation InvShiftRows exactly functions the same as ShiftRows, only in the opposite direction. The first row is not shifted, while the second, third and fourth rows are shifted right by one, two and three bytes respectively InvSubBytes transformation The InvSubBytes transformation is done using a once-pre- calculated substitution table called InvSbox. That InvS-box table contains 256 numbers (from 0 to 255) and their corresponding values. InvS-box is presented in Table II. 98
5 3.2.4 InvMixColumns Transformation In the InvMixColumns transformation, the polynomials of degree less than 4 over GF(2 8 ), which coefficients are the elements in the columns of the state, are multiplied modulo (x 4 + 1) by a fixed polynomial d(x) = {0B}x 3 + {0D}x 2 + {09}x + {0E}, where {0B}, {0D}; {09}, {0E} denote hexadecimal values.the implementation of the AES is carried out using VHDL. IV.AES IMPLEMENTATION USING VHDL The Figure 2 shows the AES core architecture implemented for Software Defined radio framework. Figure 2: Architecture of AES core V. RESULTS The following results were obtained for individual steps on AES encryption method. The design has been coded by VHDL. All the results are simulated using Xilinx ISE simulator. The results of simulating the encryption algorithm from the ISE simulator are shown in Figure.3 a) b) 99
6 c) d) Figure 3: Simulation waveforms on Xilinx ISE simulator for different steps of encryption. a) S Box transformation b) Shift row c) Top byte substitution d) Shift row transformation: VI. CONCLUSIONS The Advanced Encryption Standard algorithm is a symmetric block cipher that can process data blocks of 128 bits through the use of cipher keys with lengths of 128, 192, and 256 bits. An efficient FPGA implementation of 128 bit block and 128 bit key AES algorithm has been presented in this paper. This can be used for secure data transmission in various wireless communication standards without changing the hardware. The proposed design is implemented based on the iterative approach for cryptographic algorithms. There is a lot of potential applications of SDRs and in future we will see that a wide array of radio applications like Blue- tooth, WLAN, GPRS, Radar, WCDMA etc. being implemented by using SDR technology [6]. VII. REFERENCES 1. J. Mitola III. Software Radio Architecture. Wiley-Interscience, B. Bing and N. Jayant. A Cell phone for all Standards.IEEE Spectrum, May SPEAKeasy web page, 4. M. W. Oliphant. Radio Interfaces Make the Difference in 3G Cellular Systems. IEEE Spectrum Magazine, Vol. 37,No. 10, October FIPS 197, Advanced Encryption Standard (AES), November 26, Online reference, Available: 7. Anubhav Gupta and Harish Bansal, Design of Area Optimized AES Encryption Core Using Pipelining Technology International journal of Electronics and Communication Engineering &Technology (IJECET), Volume 4, Issue 2, 2012, pp , ISSN Print: , ISSN Online:
Design of a High Throughput 128-bit AES (Rijndael Block Cipher)
Design of a High Throughput 128-bit AES (Rijndael Block Cipher Tanzilur Rahman, Shengyi Pan, Qi Zhang Abstract In this paper a hardware implementation of a high throughput 128- bits Advanced Encryption
More informationOFDM Based Low Power Secured Communication using AES with Vedic Mathematics Technique for Military Applications
OFDM Based Low Power Secured Communication using AES with Vedic Mathematics Technique for Military Applications Elakkiya.V 1, Sharmila.S 2, Swathi Priya A.S 3, Vinodha.K 4 1,2,3,4 Department of Electronics
More informationQuality of Encryption Measurement of Bitmap Images with RC6, MRC6, and Rijndael Block Cipher Algorithms
International Journal of Network Security, Vol.5, No.3, PP.241 251, Nov. 2007 241 Quality of Encryption Measurement of Bitmap Images with RC6, MRC6, and Rijndael Block Cipher Algorithms Nawal El-Fishawy
More informationCDMA Physical Layer Built-in Security Enhancement
CDMA Physical Layer Built-in Security Enhancement Jian Ren Tongtong Li 220 Engineering Building Department of Electrical & Computer Engineering Michigan State University East Landing, MI 48864-226 Email:
More informationA Fully Pipelined Memoryless 17.8 Gbps AES-128 Encryptor
A Fully Pipelined Memoryless 7. Gbps AES-2 Encryptor Kimmo U. Järvinen Signal Processing Laboratory Helsinki University of Technology Otakaari 5 A FIN-25, Finland Kimmo.Jarvinen@hut.fi Matti T. Tommiska
More informationLightweight Mixcolumn Architecture for Advanced Encryption Standard
Volume 6 No., February 6 Lightweight Micolumn Architecture for Advanced Encryption Standard K.J. Jegadish Kumar Associate professor SSN college of engineering kalvakkam, Chennai-6 R. Balasubramanian Post
More informationA PROTOTYPING OF SOFTWARE DEFINED RADIO USING QPSK MODULATION
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationSecret Key Systems (block encoding) Encrypting a small block of text (say 128 bits) General considerations for cipher design:
Secret Key Systems (block encoding) Encrypting a small block of text (say 128 bits) General considerations for cipher design: Secret Key Systems (block encoding) Encrypting a small block of text (say 128
More informationHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,
More informationMinimum key length for cryptographic security
Journal of Applied Mathematics & Bioinformatics, vol.3, no.1, 2013, 181-191 ISSN: 1792-6602 (print), 1792-6939 (online) Scienpress Ltd, 2013 Minimum key length for cryptographic security George Marinakis
More informationBlock Ciphers Security of block ciphers. Symmetric Ciphers
Lecturers: Mark D. Ryan and David Galindo. Cryptography 2016. Slide: 26 Assume encryption and decryption use the same key. Will discuss how to distribute key to all parties later Symmetric ciphers unusable
More informationImplementation of FPGA based Design for Digital Signal Processing
e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 150 156 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com Implementation of FPGA based Design for Digital Signal Processing Neeraj Soni 1,
More informationA review paper on Software Defined Radio
A review paper on Software Defined Radio 1 Priyanka S. Kamble, 2 Bhalchandra B. Godbole Department of Electronics Engineering K.B.P.College of Engineering, Satara, India. Abstract -In this paper, we summarize
More informationPartial Reconfigurable Implementation of IEEE802.11g OFDM
Indian Journal of Science and Technology, Vol 7(4S), 63 70, April 2014 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Partial Reconfigurable Implementation of IEEE802.11g OFDM S. Sivanantham 1*, R.
More informationA Simulation of Wideband CDMA System on Digital Up/Down Converters
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com A Simulation of Wideband CDMA System
More informationDesign of Multiplier Less 32 Tap FIR Filter using VHDL
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)
More informationPower consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA
Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA 1 Neenu Joseph, 2 Dr. P Nirmal Kumar 1 Research Scholar, Department of ECE Anna University, Chennai,
More informationSTRS COMPLIANT FPGA WAVEFORM DEVELOPMENT
STRS COMPLIANT FPGA WAVEFORM DEVELOPMENT Jennifer Nappier (Jennifer.M.Nappier@nasa.gov); Joseph Downey (Joseph.A.Downey@nasa.gov); NASA Glenn Research Center, Cleveland, Ohio, United States Dale Mortensen
More informationA GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM
A GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM 1 J. H.VARDE, 2 N.B.GOHIL, 3 J.H.SHAH 1 Electronics & Communication Department, Gujarat Technological University, Ahmadabad, India
More informationMethodologies for power analysis attacks on hardware implementations of AES
Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 8-1-2009 Methodologies for power analysis attacks on hardware implementations of AES Kenneth James Smith Follow
More informationPower Analysis Attacks on SASEBO January 6, 2010
Power Analysis Attacks on SASEBO January 6, 2010 Research Center for Information Security, National Institute of Advanced Industrial Science and Technology Table of Contents Page 1. OVERVIEW... 1 2. POWER
More informationA GENERIC ARCHITECTURE FOR SMART MULTI-STANDARD SOFTWARE DEFINED RADIO SYSTEMS
A GENERIC ARCHITECTURE FOR SMART MULTI-STANDARD SOFTWARE DEFINED RADIO SYSTEMS S.A. Bassam, M.M. Ebrahimi, A. Kwan, M. Helaoui, M.P. Aflaki, O. Hammi, M. Fattouche, and F.M. Ghannouchi iradio Laboratory,
More information2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 What s Behind 5G Wireless Communications? 서기환과장 2015 The MathWorks, Inc. 2 Agenda 5G goals and requirements Modeling and simulating key 5G technologies Release 15: Enhanced Mobile
More informationDesign of FIR Filter Using Modified Montgomery Multiplier with Pipelining Technique
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 10, Issue 3 (March 2014), PP.55-63 Design of FIR Filter Using Modified Montgomery
More informationDesign and Simulation of Universal Asynchronous Receiver Transmitter on Field Programmable Gate Array Using VHDL
International Journal Of Scientific Research And Education Volume 2 Issue 7 Pages 1091-1097 July-2014 ISSN (e): 2321-7545 Website:: http://ijsae.in Design and Simulation of Universal Asynchronous Receiver
More informationDesign of Digital FIR Filter using Modified MAC Unit
Design of Digital FIR Filter using Modified MAC Unit M.Sathya 1, S. Jacily Jemila 2, S.Chitra 3 1, 2, 3 Assistant Professor, Department Of ECE, Prince Dr K Vasudevan College Of Engineering And Technology
More informationSDR Applications using VLSI Design of Reconfigurable Devices
2018 IJSRST Volume 4 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology SDR Applications using VLSI Design of Reconfigurable Devices P. A. Lovina 1, K. Aruna Manjusha
More informationPerformance Enhancement of the RSA Algorithm by Optimize Partial Product of Booth Multiplier
International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 8 (2017) pp. 1329-1338 Research India Publications http://www.ripublication.com Performance Enhancement of the
More informationWhat s Behind 5G Wireless Communications?
What s Behind 5G Wireless Communications? Marc Barberis 2015 The MathWorks, Inc. 1 Agenda 5G goals and requirements Modeling and simulating key 5G technologies Release 15: Enhanced Mobile Broadband IoT
More informationA Survey on Power Reduction Techniques in FIR Filter
A Survey on Power Reduction Techniques in FIR Filter 1 Pooja Madhumatke, 2 Shubhangi Borkar, 3 Dinesh Katole 1, 2 Department of Computer Science & Engineering, RTMNU, Nagpur Institute of Technology Nagpur,
More informationImportance of object middleware on a digital signal processor for SCA type architectures - a power/cpu management perspective
Importance of object middleware on a digital signal processor for SCA type architectures - a power/cpu management perspective S. Aslam-Mir, M. Robert. J. Reed PrismTech & Virginia Tech September 2004 Agenda!
More informationA Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver
A Dynamic Reconcile Algorithm for Address Generator in Wimax Deinterleaver Kavya J Mohan 1, Riboy Cheriyan 2 M Tech Scholar, Dept. of Electronics and Communication, SAINTGITS College of Engineering, Kottayam,
More informationDUBLIN CITY UNIVERSITY
DUBLIN CITY UNIVERSITY SEMESTER ONE EXAMINATIONS 2013 MODULE: (Title & Code) CA642 Cryptography and Number Theory COURSE: M.Sc. in Security and Forensic Computing YEAR: 1 EXAMINERS: (Including Telephone
More informationSoftware Defined Radio: Enabling technologies and Applications
Mengduo Ma Cpr E 583 September 30, 2011 Software Defined Radio: Enabling technologies and Applications A Mini-Literature Survey Abstract The survey paper identifies the enabling technologies and research
More informationAn Optimized Direct Digital Frequency. Synthesizer (DDFS)
Contemporary Engineering Sciences, Vol. 7, 2014, no. 9, 427-433 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2014.4326 An Optimized Direct Digital Frequency Synthesizer (DDFS) B. Prakash
More informationInternational Journal of Advance Engineering and Research Development
Scientific Journal of Impact Factor (SJIF): 4.72 International Journal of Advance Engineering and Research Development Volume 4, Issue 4, April -2017 e-issn (O): 2348-4470 p-issn (P): 2348-6406 High Speed
More informationArea Efficient and Low Power Reconfiurable Fir Filter
50 Area Efficient and Low Power Reconfiurable Fir Filter A. UMASANKAR N.VASUDEVAN N.Kirubanandasarathy Research scholar St.peter s university, ECE, Chennai- 600054, INDIA Dean (Engineering and Technology),
More informationINTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) STUDY ON COMPARISON OF VARIOUS MULTIPLIERS
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 ISSN 0976 6464(Print)
More informationThe Application of System Generator in Digital Quadrature Direct Up-Conversion
Communications in Information Science and Management Engineering Apr. 2013, Vol. 3 Iss. 4, PP. 192-19 The Application of System Generator in Digital Quadrature Direct Up-Conversion Zhi Chai 1, Jun Shen
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationKeywords: CIC Filter, Field Programmable Gate Array (FPGA), Decimator, Interpolator, Modelsim and Chipscope.
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.25 September-2014, Pages:5002-5008 VHDL Implementation of Optimized Cascaded Integrator Comb (CIC) Filters for Ultra High Speed Wideband Rate
More informationSoftware Radio: An Enabling Technology for Mobile Communications
Software Radio: An Enabling Technology for Mobile Communications Carles Vilella, Joan L. Pijoan Dep. Communications and Signal Theory La Salle Engineering and Architecture Ramon Llull University Barcelona,
More informationDES Data Encryption standard
DES Data Encryption standard DES was developed by IBM as a modification of an earlier system Lucifer DES was adopted as a standard in 1977 Was replaced only in 2001 with AES (Advanced Encryption Standard)
More informationHardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.10, September-2013, Pages:984-988 Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator MISS ANGEL
More informationABSTRACT HIGH SPEED VLSI IMPLEMENTATION OF THE RIJNDAEL ENCRYPTION ALGORITHM. Sever, Refik. M.S., Department of Electrical and Electronics Engineering
ABSTRACT HIGH SPEED VLSI IMPLEMENTATION OF THE RIJNDAEL ENCRYPTION ALGORITHM Sever, Refi M.S., Department of Electrical and Electronics Engineering Supervisor: Prof. Dr. Murat Aşar September 23, 8 pages
More informationHIGH PERFORMANCE BAUGH WOOLEY MULTIPLIER USING CARRY SKIP ADDER STRUCTURE
HIGH PERFORMANCE BAUGH WOOLEY MULTIPLIER USING CARRY SKIP ADDER STRUCTURE R.ARUN SEKAR 1 B.GOPINATH 2 1Department Of Electronics And Communication Engineering, Assistant Professor, SNS College Of Technology,
More informationADVANCED ENCRYPTION STANDARD (AES) COPROCESSOR LIM JOO SONG UNIVERSITI TEKNOLOGI MALAYSIA
ADVANCED ENCRYPTION STANDARD (AES) COPROCESSOR LIM JOO SONG UNIVERSITI TEKNOLOGI MALAYSIA ADVANCED ENCRYPTION STANDARD (AES) COPROCESSOR LIM JOO SONG A project report submitted in partial fulfillment of
More informationFPGA Realization of Gaussian Pulse Shaped QPSK Modulator
FPGA Realization of Gaussian Pulse Shaped QPSK Modulator TANANGI SNEHITHA, Mr. AMAN KUMAR Abstract In past few years, a major transition from analog to digital modulation techniques has occurred and it
More informationInternational Journal of Modern Trends in Engineering and Research
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com Efficient IIR Notch Filter Ms. Tuhina
More informationAbstract. Keywords. 1. Introduction. 2. Organization of paper. A.M.Lalge 1, M.S.Karpe 2, S.U.Bhandari 3
Software Defined Radio Principles and Platforms A.M.Lalge 1, M.S.Karpe 2, S.U.Bhandari 3 Abstract Software Defined Radio (SDR) is defined as radio in which some or all of the physical layer functions are
More informationPerformance Measurement of Digital Modulation Schemes Using FPGA
International Journal of Research in Engineering and Science (IJRES) ISSN (Online): 2320-9364, ISSN (Print): 2320-9356 Volume 3 Issue 12 ǁ December. 2015 ǁ PP.20-25 Performance Measurement of Digital Modulation
More informationPV SYSTEM BASED FPGA: ANALYSIS OF POWER CONSUMPTION IN XILINX XPOWER TOOL
1 PV SYSTEM BASED FPGA: ANALYSIS OF POWER CONSUMPTION IN XILINX XPOWER TOOL Pradeep Patel Instrumentation and Control Department Prof. Deepali Shah Instrumentation and Control Department L. D. College
More informationInternational Journal of Advanced Research in Computer Science and Software Engineering
Volume 2, Issue 8, August 2012 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Implementation
More informationDesign of Message Authentication Code with AES and. SHA-1 on FPGA
Design of Message uthentication Code with ES and SH-1 on FPG Kuo-Hsien Yeh, Yin-Zhen Liang Institute of pplied Information, Leader University, Tainan City, 709, Taiwan E-mail: khyeh@mail.leader.edu.tw
More informationInternational Journal of Advanced Research in Computer Science and Software Engineering
Volume 3, Issue 1, January 2013 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of Digital
More informationDSP VLSI Design. DSP Systems. Byungin Moon. Yonsei University
Byungin Moon Yonsei University Outline What is a DSP system? Why is important DSP? Advantages of DSP systems over analog systems Example DSP applications Characteristics of DSP systems Sample rates Clock
More informationBeam Forming Algorithm Implementation using FPGA
Beam Forming Algorithm Implementation using FPGA Arathy Reghu kumar, K. P Soman, Shanmuga Sundaram G.A Centre for Excellence in Computational Engineering and Networking Amrita VishwaVidyapeetham, Coimbatore,TamilNadu,
More informationDesign and Simulation of PID Controller using FPGA
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X Design and Simulation of PID Controller using FPGA Ankur Dave PG Student Department
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationOptimized BPSK and QAM Techniques for OFDM Systems
I J C T A, 9(6), 2016, pp. 2759-2766 International Science Press ISSN: 0974-5572 Optimized BPSK and QAM Techniques for OFDM Systems Manikandan J.* and M. Manikandan** ABSTRACT A modulation is a process
More informationHigh-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2 m )
High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2 m ) Abstract: This paper proposes an efficient pipelined architecture of elliptic curve scalar multiplication (ECSM)
More informationIMPLEMENTATION OF AREA AND SPEED EFFICIENT TPFT BASED CHANNELIZATION FOR SDR APPLICATION
International Journal of Electronics and Communication Engineering and Technology (IJECET) Volume 8, Issue 4, July-August 2017, pp. 35 48, Article ID: IJECET_08_04_006 Available online at http://www.iaeme.com/ijecet/issues.asp?jtype=ijecet&vtype=8&itype=4
More informationWhat s Behind 5G Wireless Communications?
What s Behind 5G Wireless Communications? Tabrez Khan Application Engineering Group 2015 The MathWorks, Inc. 1 Agenda 5G goals and requirements Modeling and simulating key 5G technologies 5G development
More informationCARRY SAVE COMMON MULTIPLICAND MONTGOMERY FOR RSA CRYPTOSYSTEM
American Journal of Applied Sciences 11 (5): 851-856, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.851.856 Published Online 11 (5) 2014 (http://www.thescipub.com/ajas.toc) CARRY
More informationVLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.
VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication
More informationV.Sorge/E.Ritter, Handout 2
06-20008 Cryptography The University of Birmingham Autumn Semester 2015 School of Computer Science V.Sorge/E.Ritter, 2015 Handout 2 Summary of this handout: Symmetric Ciphers Overview Block Ciphers Feistel
More informationEFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK
EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College
More informationPrototyping Next-Generation Communication Systems with Software-Defined Radio
Prototyping Next-Generation Communication Systems with Software-Defined Radio Dr. Brian Wee RF & Communications Systems Engineer 1 Agenda 5G System Challenges Why Do We Need SDR? Software Defined Radio
More informationDYNAMICALLY RECONFIGURABLE SOFTWARE DEFINED RADIO FOR GNSS APPLICATIONS
DYNAMICALLY RECONFIGURABLE SOFTWARE DEFINED RADIO FOR GNSS APPLICATIONS Alison K. Brown (NAVSYS Corporation, Colorado Springs, Colorado, USA, abrown@navsys.com); Nigel Thompson (NAVSYS Corporation, Colorado
More informationPerformance Analysis of FIR Filter Design Using Reconfigurable Mac Unit
Volume 4 Issue 4 December 2016 ISSN: 2320-9984 (Online) International Journal of Modern Engineering & Management Research Website: www.ijmemr.org Performance Analysis of FIR Filter Design Using Reconfigurable
More informationFPGA Implementation of High Speed Infrared Image Enhancement
International Journal of Electronic Engineering Research ISSN 0975-6450 Volume 1 Number 3 (2009) pp. 279 285 Research India Publications http://www.ripublication.com/ijeer.htm FPGA Implementation of High
More informationThe Comparative Study of FPGA based FIR Filter Design Using Optimized Convolution Method and Overlap Save Method
International Journal of Recent Technology and Engineering (IJRTE) ISSN: 2277-3878, Volume-3, Issue-1, March 2014 The Comparative Study of FPGA based FIR Filter Design Using Optimized Convolution Method
More informationDesign and Implementation of High Speed Carry Select Adder
Design and Implementation of High Speed Carry Select Adder P.Prashanti Digital Systems Engineering (M.E) ECE Department University College of Engineering Osmania University, Hyderabad, Andhra Pradesh -500
More informationVLSI DESIGN OF RECONFIGURABLE FILTER FOR HIGH SPEED APPLICATION
VLSI DESIGN OF RECONFIGURABLE FILTER FOR HIGH SPEED APPLICATION K. GOUTHAM RAJ 1 K. BINDU MADHAVI 2 goutham.thyaga@gmail.com 1 Bindumadhavi.t@gmail.com 2 1 PG Scholar, Dept of ECE, Hyderabad Institute
More informationHardware Implementation of Proposed CAMP algorithm for Pulsed Radar
45, Issue 1 (2018) 26-36 Journal of Advanced Research in Applied Mechanics Journal homepage: www.akademiabaru.com/aram.html ISSN: 2289-7895 Hardware Implementation of Proposed CAMP algorithm for Pulsed
More informationAn Optimized Design for Parallel MAC based on Radix-4 MBA
An Optimized Design for Parallel MAC based on Radix-4 MBA R.M.N.M.Varaprasad, M.Satyanarayana Dept. of ECE, MVGR College of Engineering, Andhra Pradesh, India Abstract In this paper a novel architecture
More informationVLSI Implementation of Area-Efficient and Low Power OFDM Transmitter and Receiver
Indian Journal of Science and Technology, Vol 8(18), DOI: 10.17485/ijst/2015/v8i18/63062, August 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 VLSI Implementation of Area-Efficient and Low Power
More informationDesign and Analysis of RNS Based FIR Filter Using Verilog Language
International Journal of Computational Engineering & Management, Vol. 16 Issue 6, November 2013 www..org 61 Design and Analysis of RNS Based FIR Filter Using Verilog Language P. Samundiswary 1, S. Kalpana
More informationSynthesis and Analysis of 32-Bit RSA Algorithm Using VHDL
Synthesis and Analysis of 32-Bit RSA Algorithm Using VHDL Sandeep Singh 1,a, Parminder Singh Jassal 2,b 1M.Tech Student, ECE section, Yadavindra collage of engineering, Talwandi Sabo, India 2Assistant
More informationA HIGH PERFORMANCE HARDWARE ARCHITECTURE FOR HALF-PIXEL ACCURATE H.264 MOTION ESTIMATION
A HIGH PERFORMANCE HARDWARE ARCHITECTURE FOR HALF-PIXEL ACCURATE H.264 MOTION ESTIMATION Sinan Yalcin and Ilker Hamzaoglu Faculty of Engineering and Natural Sciences, Sabanci University, 34956, Tuzla,
More informationKeywords SEFDM, OFDM, FFT, CORDIC, FPGA.
Volume 4, Issue 11, November 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Future to
More informationSynthesis and Simulation of Floating Point Multipliers Dr. P. N. Jain 1, Dr. A.J. Patil 2, M. Y. Thakre 3
Synthesis and Simulation of Floating Point Multipliers Dr. P. N. Jain 1, Dr. A.J. Patil 2, M. Y. Thakre 3 1Professor and Academic Dean, Department of E&TC, Shri. Gulabrao Deokar College of Engineering,
More informationChapter 4 The Data Encryption Standard
Chapter 4 The Data Encryption Standard History of DES Most widely used encryption scheme is based on DES adopted by National Bureau of Standards (now National Institute of Standards and Technology) in
More informationDesign of Adjustable Reconfigurable Wireless Single Core
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 6, Issue 2 (May. - Jun. 2013), PP 51-55 Design of Adjustable Reconfigurable Wireless Single
More informationCryptography. Module in Autumn Term 2016 University of Birmingham. Lecturers: Mark D. Ryan and David Galindo
Lecturers: Mark D. Ryan and David Galindo. Cryptography 2017. Slide: 1 Cryptography Module in Autumn Term 2016 University of Birmingham Lecturers: Mark D. Ryan and David Galindo Slides originally written
More informationVHDL Modeling, Simulation and Prototyping of a Novel Arbitrary Signal Generation System
American J. of Engineering and Applied Sciences 3 (4): 670-677, 2010 ISSN 1941-7020 2010 Science Publications VHDL Modeling, Simulation and Prototyping of a Novel Arbitrary Signal Generation System S.A.
More informationSDR Platforms for Research on Programmable Wireless Networks
SDR Platforms for Research on Programmable Wireless Networks John Chapin jchapin@vanu.com Presentation to NSF NeTS Informational Meeting 2/5/2004 Outline SDR components / terminology Example SDR systems
More informationFPGA IMPLEMENTATION OF POWER EFFICIENT ALL DIGITAL PHASE LOCKED LOOP
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationISSN Vol.07,Issue.08, July-2015, Pages:
ISSN 2348 2370 Vol.07,Issue.08, July-2015, Pages:1397-1402 www.ijatir.org Implementation of 64-Bit Modified Wallace MAC Based On Multi-Operand Adders MIDDE SHEKAR 1, M. SWETHA 2 1 PG Scholar, Siddartha
More informationDeveloping and Prototyping Next-Generation Communications Systems
Developing and Prototyping Next-Generation Communications Systems Dr. Amod Anandkumar Team Lead Signal Processing and Communications Application Engineering Group 2015 The MathWorks, Inc. 1 Proliferation
More informationDESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC
DESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC Anuj Kumar 1, Suraj Kamya 2 1,2 Department of ECE, IIMT College Of Engineering, Greater Noida, (India)
More informationCHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER
87 CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 4.1 INTRODUCTION The Field Programmable Gate Array (FPGA) is a high performance data processing general
More informationA LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER
A LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER Michael Don U.S. Army Research Laboratory Aberdeen Proving Grounds, MD ABSTRACT The Army Research Laboratories has developed a PCM/FM telemetry receiver using
More informationGlobally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 5, Ver. II (Sep. - Oct. 2016), PP 15-21 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Globally Asynchronous Locally
More informationSDR TESTBENCH FOR SATELLITE COMMUNICATIONS
SDR TESTBENCH FOR SATELLITE COMMUNICATIONS Kris Huber (Array Systems Computing Inc., Toronto, Ontario, Canada, khuber@array.ca); Weixiong Lin (Array Systems Computing Inc., Toronto, Ontario, Canada). ABSTRACT
More informationResource Efficient Reconfigurable Processor for DSP Applications
ISSN (Online) : 319-8753 ISSN (Print) : 347-6710 International Journal of Innovative Research in Science, Engineering and Technology Volume 3, Special Issue 3, March 014 014 International onference on
More informationInternational Journal of Scientific and Technical Advancements ISSN:
FPGA Implementation and Hardware Analysis of LMS Algorithm Derivatives: A Case Study on Performance Evaluation Aditya Bali 1#, Rasmeet kour 2, Sumreti Gupta 3, Sameru Sharma 4 1 Department of Electronics
More informationA Novel Encryption System using Layered Cellular Automata
A Novel Encryption System using Layered Cellular Automata M Phani Krishna Kishore 1 S Kanthi Kiran 2 B Bangaru Bhavya 3 S Harsha Chaitanya S 4 Abstract As the technology is rapidly advancing day by day
More informationHardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719, Volume 2, Issue 10 (October 2012), PP 54-58 Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator Thotamsetty
More informationPerformance Analysis of Multipliers in VLSI Design
Performance Analysis of Multipliers in VLSI Design Lunius Hepsiba P 1, Thangam T 2 P.G. Student (ME - VLSI Design), PSNA College of, Dindigul, Tamilnadu, India 1 Associate Professor, Dept. of ECE, PSNA
More information