FC8350W. Product Data Sheet. Release Version 0.6 Date of release: June 01, 2017

Size: px

Start display at page:

Download "FC8350W. Product Data Sheet. Release Version 0.6 Date of release: June 01, 2017"

Sharlene Welch
5 years ago
Views:

1 Future Communications IC Inc Product Data Sheet Release Version 0.6 Date of release: June 01, 2017 Multi-standard Front-End SoC (RF tuner & Demodulator) for the (1seg,3seg,Full-Seg,DVB-T) Contact information For more information, please visit: For sales office addresses, please send an to: All information provided in this document is subject to legal disclaimer. FCI All rights reserved.

Revision History Version Date Description Ver. 0.1 2016.08.19 First release Ver. 0.2 2016.09.02 SDIO interface added DVB-T performance parameter added Application circuit revised Ver. 0.3 2016.11.

2 Revision History Version Date Description Ver First release Ver SDIO interface added DVB-T performance parameter added Application circuit revised Ver SDIO interface revised Ver Current consumption revised Ver Current consumption revised Ver Clocks Electrical Characteristics revised RF input matching revised POD revised

3 Contents 1. Introduction Feature Main Features Supported Transmission Parameters Block Diagram Block Diagram Package Information Top view Bottom view Dimension Pin Description Configuration Host Interface Tuner Interface Power and GND Recommended Condition for Reflow Soldering Absolute Maximum Rating Recommended Operating Condition Electrical Characteristics DC Characteristics General Performance ISDB-T General Performance DVB-T Clocks Electrical Characteristics Clock Input Characteristics Clock Output Characteristics Current Consumption ISDB-T Current Consumption DVB-T Power Management Power On Sequence Internal LDO Mode Power off Sequence Internal LDO Mode Host Interface SPI Interface Connection for SPI Pin I/O Definition... 29

4 SPI Protocol I2C Interface I2C + SPI I2C+Serial TS I2C+SDIO I2C Protocol Serial TS Interface Serial TS Description TS Packet Format Serial TS output Serial TS Signal Timing Diagram SDIO Interface Connection for SDIO Pin I/O Definition SDIO Protocol Application Schematic for Phone & Module (WLCSP) Interface: I2C+Serial TS, Power : Internal, UHF Interface: SPI, Power : Internal, UHF Interface: I2C+SPI, Power : Internal, UHF Interface: I2C+SDIO, Power : Internal, UHF Interface: SDIO, Power : Internal, UHF Marking Information Marking Method : Laser Marking Device Marking Diagram Product Label Indicators Label Information of Outer Box Label Information of Inner Box... 65

5 Tables Table 1. Reflow Profile Table 2. Clock Input Characteristics Table 3. Clock Output Characteristics Table 4. Power Voltage Condition Table 4. Power Voltage Condition Table 5. Time Description (Power On Internal LDO) Table 6. Time Description (Power Off Internal LDO) Table 7. Command Information Table 8. Signal Timing Parameter (CPHASE=0) Table 9. Signal Timing Parameter (CPHASE=1) Table 10. ID Address Setting (I2C+ Serial TS) Table 11. I2C Signal Timing Table 12. Sync byte in AC data Table 13. Serial TS clock divider Table 14. Serial TS Timing Table 15. SDIO Slave Timing Parameters... 52

6 Figures Figure 1. Block Diagram... 9 Figure 2. WLCSP assignment (Top view) Figure 3. WLCSP assignment (Bottom view) Figure 4. Package Top View Figure 5. Package Bottom View Figure 6. Package Side View Figure 7. Typical PCB Mounting Process Flow Figure 8. Reflow condition Figure 9. Clock Input / Output Diagram Figure 10. Power On Sequence (Internal LDO) Figure 11. Power Off Sequence Figure 12. Host Interface (SPI) Figure 13. SPI Signal Waveform Figure 14. SPI Write Access Figure 15. SPI Read Access Figure 16. SPI Signal Timing (CPHASE=0) Figure 17. SPI Signal Timing (CPHASE=1) Figure 18. Host Interface (I2C+SPI) Figure 19. Host Interface (I2C+Serial TS) Figure 20. Host Interface (I2C+SDIO) Figure 21. I2C Signal Timing Figure 22. TS Output Mode Figure 23. TS Output Mode Figure 24. TS Output Mode Figure 25. TS_CLK_DIV = 0 and clock phase = Figure 26. TS_CLK_DIV = 6 and clock phase = Figure 27. Host Interface (SDIO) Figure 28. IO_RW_DIRECT(CMD52) command Figure 29. IO_RW_EXTENDED(CMD53) Command Figure 30. SDIO Slave Timing Diagram Figure 31. Interface : I2C+SERIAL TS, Power Mode : Internal (WLCSP Top View) Figure 32. Interface : SPI, Power Mode : Internal (WLCSP Top View) Figure 33. Interface : I2C+SPI, Power Mode : Internal (WLCSP Top View) Figure 34. Interface : I2C+SDIO, Power Mode : Internal (WLCSP Top View) Figure 35. Interface : SDIO, Power Mode : Internal (WLCSP Top View)... 61

7 1. Introduction is a highly integrated RF and demodulator chip for receiving digital broadcasts such as ISDB-T 1- Seg, 3-Seg, ISDB-T Full Seg, and DVB-T. is a SoC implementation of FCI s proprietary RF and demodulator with outstanding in-door and mobile performances. It provides good sensitivity and immunity against interference with low power consumption mostly suitable for mobile phone and many other portable devices. 2. Feature 2.1. Main Features Item Supported Broadcast System Reception frequency Features Ext Input Clock Interface Content 1/13 segment reception of ISDB-T(B31) 1/3 segment reception of Tsb(B29) DVB-T Supported channel bandwidth 0.43, 1.29, 6, 7 and 8MHz VHF-L 90~108MHz VHF-H 170~240MHz UHF 470~806MHz Built-in Inter Carrier Interference Canceller (ICIC). Built-in continuously controllable FFT window position control circuit. Built-in co-channel interference suppressing circuit. Built-in status monitoring: C/N, bit error rate, packet error rate, constellation. Supports AC carrier demodulation for emergency broadcasting Supports 3 GPIO ports(*1) Interrupt signal output High-speed channel switching and high-speed channel search available. Supported external crystal/oscillator clock(mhz) : 16.0 ~ 38.4MHz Recommended clock(mhz) : 19.2 / 24.0 / 26.0 / 32.0 / 37.2 / 37.4 Control Path : SPI, I2C, SDIO Data Path : SPI, Serial TS, SDIO Power supply Recommended supply voltage : Core : 1.05V / I/O : 1.8V / RF & LDO : 1.05V Size 42-ball WLCSP() : mm mm 0.575(max), Pitch: 0.4mm (*1) has 3 pins which can be used for GPIO function in a particular case. The available number of GPIO interface depends on system configuration.

8 2.2. Supported Transmission Parameters Item Parameter Content ISDB-T (B31) ISDB-Tsb (B29) Segment 1 13 Band width[mhz] 6/7/8 6/7/8 Transmission mode Mode1 Mode2 Mode3 Mode1 Mode2 Mode3 Guard interval 1/4, 1/8, 1/16, 1/32 1/4, 1/8, 1/16, 1/32 Modulation method QPSK, 16QAM QPSK, 16QAM,64QAM Code rate 1/2, 2/3, 3/4, 5/6, 7/8 1/2, 2/3, 3/4, 5/6, 7/8 Time interleave 4,8,16 2,4,8 1,2,4 4,8,16 2,4,8 1,2,4 Segment 1 3 Band width[mhz] Transmission mode Mode1 Mode2 Mode3 Mode1 Mode2 Mode3 Guard interval 1/4, 1/8, 1/16, 1/32 1/4, 1/8, 1/16, 1/32 Modulation method QPSK, 16QAM QPSK, 16QAM Code rate 1/2, 2/3, 3/4, 5/6, 7/8 1/2, 2/3, 3/4, 5/6, 7/8 Time interleave 4,8,16 2,4,8 1,2,4 4,8,16 2,4,8 1,2,4 DVB-T Band width[mhz] 6/7/8 Transmission mode 8K 2K Guard interval 1/4, 1/8, 1/16, 1/32 1/4, 1/8, 1/16, 1/32 Modulation method QPSK, 16QAM,64QAM QPSK, 16QAM,64QAM Code rate 1/2, 2/3, 3/4, 5/6, 7/8 1/2, 2/3, 3/4, 5/6, 7/8

Catalog

Catalog Catalog 1. Description... - 3-2. Features... - 3-3. Application... - 3-4. Electrical specifications...- 4-5. Schematic... - 4-6. Pin Configuration... - 5-7. Antenna... - 6-8. Mechanical Dimension(Unit: