Effective Return Loss (ERL): A New Parameter To Limit COM Variability
|
|
|
- Randolf Walton
- 5 years ago
- Views:
Transcription
1 Effective Return Loss (ERL): A New Parameter To Limit COM Variability For Comment Resolution of r02-26, r02-55, and r02-56 Richard Mellitz, Samtec IEEE P802.3bs Task Force July2017 Berlin 1
2 Supporters Joel Goergen, Cisco Howard Heck, Intel Upen Reddy Kareti, Cisco Rick Rabinovich, IXIA Yasuo Hidaka, Fujitsu Laboratories of America, Inc. 2
3 TOC Package variant example Compare COM variability to dudek_062817_3cd_adhoc Introduction to Effective Return Loss (ERL) ERL data for prior package parameter sweeps ERL edit suggestions ERL description Recommendations 3
4 There are numbers of ways to get device variations Consider a COM like package which meets the Return Loss Mask, SNR ISI, and the V p /V f ratio requirements. R d C d Z p (mm) C p Pkg_Zc (W) 110 Cp (nf) 2.1E-04 TP0 Rd (W) [45 45] Cd (nf) 8.0E-05 Zp(mm) 30 Die Side C d C p Cap Variation 1 Has less device capacitance But more package capacitance 4
5 Return Loss for Cap Variation 1 Passes 5
![Cap Variation 1 for Table in dudek_062817_3cd_adhoc Shows More Variation Cap Variation 1 Pkg_Zc (W) 110.00 Av/Afe (V) 0.394 Cp (nf) 2.1E-04 Rd (W) [45 45] Cd (nf) 8.](/docs-images/82/85512111/images/6-0.jpg "0E-05 2.99 3.48 3.19 2.77 2.42 3.60 3.20 4.42 Delta Cap Variation 1 to original -0.55-0.54-1.20-0.36-0.28-0.51-0.82-0.51 Up to 1.")
6 Cap Variation 1 for Table in dudek_062817_3cd_adhoc Shows More Variation Cap Variation 1 Pkg_Zc (W) Av/Afe (V) Cp (nf) 2.1E-04 Rd (W) [45 45] Cd (nf) 8.0E Delta Cap Variation 1 to original Up to 1.2 db COM change compared to original 6
![394 Cp (nf) 2.1E-04 Rd (W) [45 45] Cd (nf) 8.0E-05 2.99 3.48 3.19 2.77 2.](/docs-images/82/85512111/images/7-3.jpg "42 3.60 3.20 4.42 Delta Cap Variation 1 to mod3 proposal -0.52-0.67-0.89-0.")
7 The Proposed Mod1 Reduces the Variability but Still Has up to 0.9 db COM Change Cap Variation 1 Pkg_Zc (W) Av/Afe (V) Cp (nf) 2.1E-04 Rd (W) [45 45] Cd (nf) 8.0E Delta Cap Variation 1 to mod3 proposal
8 Proposal: Add a New Requirement for Effective Return Loss (ERL) ERL is meaningful in the context of signaling architecture ERL uses a time domain echo from a single pulse (symbol) Pulse based Time Domain Reflectometry (PTDR) ERL is computed from the pulse echo response (PER) using methods similar to COM Statistical noise convolution (mellitz_3cd_02_060717_elect_adhoc) Compensate ERL for transmitter using V p /V f ratio 8
9 ERL limits Package criteria: adjust ERL so that Cap Variation 1 is unfavorable Channel criteria: adjust so ERL channels with the most COM delta are unfavorable 9
10 Zc:110 Rd :45 Zp:12 Zt:50 Zc:100 Rd :45 Zp:12 Zt:50 Zc:100 Rd :45 Zp:12 Zt:55 Zc:90 Rd :45 Zp:30 Zt:50 Zc:100 Rd :45 Zp:30 Zt:50 Zc:110 Rd :45 Zp:12 Zt:55 Zc:110 Rd :45 Zp:12 Zt:45 Zc:100 Rd :45 Zp:12 Zt:45 Zc:110 Rd :45 Zp:30 Zt:50 Zc:110 Rd :50 Zp:12 Zt:50 Zc:90 Rd :45 Zp:12 Zt:50 Zc:100 Rd :50 Zp:12 Zt:50 Zc:95 Rd :50 Zp:12 Zt:45 Zc:90 Rd :45 Zp:30 Zt:55 Zc:90 Rd :45 Zp:12 Zt:55 Zc:100 Rd :45 Zp:30 Zt:55 Zc:100 Rd :45 Zp:30 Zt:45 Zc:95 Rd :50 Zp:12 Zt:50 Dudek Zc:100 Rd :50 Zp:12 Zt:55 Zc:110 Rd :50 Zp:12 Zt:55 Zc:90 Rd :50 Zp:30 Zt:50 Zc:110 Rd :45 Zp:30 Zt:55 Zc:110 Rd :45 Zp:30 Zt:45 Zc:100 Rd :50 Zp:30 Zt:50 Zc:90 Rd :45 Zp:30 Zt:45 Zc:110 Rd :50 Zp:12 Zt:45 Zc:100 Rd :50 Zp:12 Zt:45 Zc:95 Rd :50 Zp:30 Zt:45 Zc:110 Rd :50 Zp:30 Zt:50 Zc:100 Rd :55 Zp:30 Zt:50 Zc:90 Rd :45 Zp:12 Zt:45 Zc:95 Rd :50 Zp:30 Zt:50 Dudek Zc:90 Rd :50 Zp:12 Zt:50 Zc:90 Rd :50 Zp:30 Zt:55 Zc:90 Rd :55 Zp:30 Zt:50 Zc:110 Rd :55 Zp:12 Zt:50 Zc:110 Rd :50 Zp:30 Zt:55 Zc:90 Rd :50 Zp:30 Zt:45 Zc:100 Rd :55 Zp:12 Zt:50 Zc:100 Rd :50 Zp:30 Zt:55 Zc:110 Rd :55 Zp:30 Zt:50 Zc:100 Rd :50 Zp:30 Zt:45 Zc:90 Rd :50 Zp:12 Zt:55 Zc:110 Rd :50 Zp:30 Zt:45 Zc:110 Rd :55 Zp:12 Zt:55 Zc:100 Rd :55 Zp:12 Zt:55 Zc:100 Rd :55 Zp:30 Zt:55 Zc:90 Rd :50 Zp:12 Zt:45 Zc:90 Rd :55 Zp:30 Zt:55 D3.2 Zc:110 Rd :55 Zp:12 Zt:45 Zc:95 Rd :50 Zp:12 Zt:55 Zc:100 Rd :55 Zp:30 Zt:45 Zc:110 Rd :55 Zp:30 Zt:55 Zc:90 Rd :55 Zp:30 Zt:45 Zc:110 Rd :45 Zp:30 Zt:45 var1 Zc:110 Rd :55 Zp:30 Zt:45 Zc:110 Rd :45 Zp:30 Zt:50 var1 Zc:90 Rd :55 Zp:12 Zt:50 Zc:100 Rd :55 Zp:12 Zt:45 Zc:90 Rd :55 Zp:12 Zt:55 D3.2 Zc:95 Rd :50 Zp:30 Zt:55 Zc:90 Rd :55 Zp:12 Zt:45 Zc:110 Rd :45 Zp:30 Zt:55 var1 db ERL Set Tx ERL > 5.5 db (better than dudek_062817) ERL Tx Adj ERL for COM package parameters and Zt Cap Variation 1 Condition 10
11 Zc:90 Rd :45 Zp:30 Zt:50 Zc:100 Rd :45 Zp:30 Zt:50 Zc:110 Rd :45 Zp:30 Zt:50 Zc:90 Rd :45 Zp:30 Zt:55 Zc:90 Rd :50 Zp:30 Zt:50 Zc:100 Rd :45 Zp:30 Zt:55 Zc:100 Rd :45 Zp:30 Zt:45 Zc:100 Rd :50 Zp:30 Zt:50 Zc:90 Rd :45 Zp:30 Zt:45 Zc:110 Rd :45 Zp:30 Zt:55 Zc:110 Rd :45 Zp:30 Zt:45 Zc:95 Rd :50 Zp:30 Zt:45 Zc:110 Rd :50 Zp:30 Zt:50 Zc:95 Rd :50 Zp:30 Zt:50 Dudek Zc:110 Rd :45 Zp:12 Zt:50 Zc:90 Rd :45 Zp:12 Zt:50 Zc:100 Rd :45 Zp:12 Zt:50 Zc:90 Rd :50 Zp:30 Zt:55 Zc:90 Rd :45 Zp:12 Zt:55 Zc:90 Rd :50 Zp:30 Zt:45 Zc:100 Rd :55 Zp:30 Zt:50 Zc:100 Rd :45 Zp:12 Zt:55 Zc:110 Rd :50 Zp:30 Zt:55 Zc:90 Rd :55 Zp:30 Zt:50 Zc:100 Rd :50 Zp:30 Zt:55 Zc:100 Rd :50 Zp:30 Zt:45 Zc:110 Rd :45 Zp:12 Zt:55 Zc:110 Rd :50 Zp:30 Zt:45 Zc:110 Rd :45 Zp:12 Zt:45 Zc:100 Rd :45 Zp:12 Zt:45 Zc:90 Rd :45 Zp:12 Zt:45 Zc:110 Rd :55 Zp:30 Zt:50 Zc:90 Rd :55 Zp:30 Zt:55 D3.2 Zc:110 Rd :50 Zp:12 Zt:50 Zc:90 Rd :50 Zp:12 Zt:50 Zc:100 Rd :50 Zp:12 Zt:50 Zc:95 Rd :50 Zp:12 Zt:45 Zc:90 Rd :55 Zp:30 Zt:45 Zc:100 Rd :55 Zp:30 Zt:55 Zc:110 Rd :45 Zp:30 Zt:45 var1 Zc:100 Rd :55 Zp:30 Zt:45 Zc:95 Rd :50 Zp:12 Zt:50 Dudek Zc:90 Rd :50 Zp:12 Zt:55 Zc:110 Rd :55 Zp:30 Zt:55 Zc:100 Rd :50 Zp:12 Zt:55 Zc:110 Rd :50 Zp:12 Zt:55 Zc:110 Rd :45 Zp:30 Zt:50 var1 Zc:110 Rd :55 Zp:30 Zt:45 Zc:95 Rd :50 Zp:30 Zt:55 Zc:110 Rd :50 Zp:12 Zt:45 Zc:90 Rd :50 Zp:12 Zt:45 Zc:100 Rd :50 Zp:12 Zt:45 Zc:90 Rd :55 Zp:12 Zt:50 Zc:110 Rd :55 Zp:12 Zt:50 Zc:100 Rd :55 Zp:12 Zt:50 Zc:90 Rd :55 Zp:12 Zt:55 D3.2 Zc:110 Rd :55 Zp:12 Zt:55 Zc:100 Rd :55 Zp:12 Zt:55 Zc:110 Rd :45 Zp:30 Zt:55 var1 Zc:90 Rd :55 Zp:12 Zt:45 Zc:110 Rd :55 Zp:12 Zt:45 Zc:95 Rd :50 Zp:12 Zt:55 Zc:100 Rd :55 Zp:12 Zt:45 db ERL Set Rx ERL > 5.0 db (better than dudek_062817) ERL ERL for COM package parameters and Zt Cap Variation Condition 11
12 Channel ERL seems to track COM deltas better than package ERL Channel Mod 3 COM Delta Cap Var1 to mod3 ERL mellitz_bs_02_ mellitz_bs_03_ mellitz_bs_04_ mellitz_bs_05_ mellitz_bs_06_ mellitz_bs_07_ mellitz_bs_08_ shanbhag_01_ This is why PCB and package interact at boundary. PCB vias at the package to board connection have low ERL 12
13 Suggestion 1: Add ERL Row to Table 120D-1 Add note for the ERL row use a 18.9 ps (20%-80%) transition time and Use a 4 th order Bessel- Thomsen Filter with the 3 db point at 0.75 f b Zt ERL tx min > 5.5 db 13
14 Suggestion 2: Add ERL Row to Table 120D-5 Add note for the ERL row use a 18.9 ps (20%-80%) transition time and Use a 4 th order Bessel- Thomsen Filter with the 3 db point at 0.75 f b Zt ERL min > 4.6 db Probability 14
15 Suggestion 3: Add ERL to Channel Characteristics ERL for the channel is greater than 5 db. use a 18.9 ps (20%-80%) transition time and Use a 4 th order Bessel-Thomsen Filter with the 3 db point at 0.75 f b Zt 15
16 ERL Annex or Section: Basic Concept, pulse TDR (PTDR) Measurement Point Zt TP0a test fixture test DUT ERL Transition time, ET r Zt Z0 max Z0 mid Z0 min PTDR measurements are in terms of rho (r) PTDR may be computed from s-parameter responses 16
17 Determine PTDR response for each Zt Circles are samples IEEE P Gb/s, 100 Gb/s, and 200 Gb/s Ethernet Task Force 17
18 Determine effective reflection coefficient for each sample in a unit interval S(n,m) where m = 1 to numbers samples per UI, M and n = 1 to number of UI s in response, N Note: MxN is the number samples response IEEE P Gb/s, 100 Gb/s, and 200 Gb/s Ethernet Task Force 18
19 Compute a Probability Density Function (PDF) and Cumulative Distribution Function (CDF) for the ERL Response Referring to equation 93A-39 and 93A- 40 Commute PDF p n (y) where h(n) is replaced which S(n,m) for each m And p n (y) is indexed by p n,m (y) Determine the CDF (cumulative distribution function) for each p n,m (y) This a set of CDF s of the reflection coefficients. Choose the worst ERL for all m by Determining the value of P(n,m) where the CDF just equals DER0 This value converted to db is the ERL The sample which has the most ERL is chosen for each Zt The reported ERL is the one with most ERL for all the Zt values 19
20 Illustration of CDF for Cap Variation 1 with Zt=55W 20
21 Package Loss Compensation for Transmitter ERL is adjusted by removing the insertion loss contributor ERL tx = ERL- 20*LOG10(0.736/(V p /V f ))*2 21
22 ERL Benefit Quantify what might really matter for packages and channels Remove disadvantage of short transmitter package return loss Improve suitability of devices and reduce required margin left on the table for COM 22
23 Recommendations To minimize impact of from comments r02-55 to 58 Add an ERL tx row to Table 120D-1 where the min entry is 6.0 db Add an ERL rx row to Table 120D-5 where the min entry is 5.5 db Add an ERL requirement for channels > 5 db Add an Annex or subsection describing the measurement of ERL Consider ERL for the RITT channels (r0-25) Keep COM limits the same for RITT and channel compliance Or Only add line to 120D.4 for channel COM If ERL of channel is less than 5.0 db then sweeping package parameters is recommended. Or Keep status quo: Do not change draft 3.2 for to accommodate COM computation variability Addressing variability is really complicated at this point in the project Defer exploration of ERL and COM variability to.3cd and future standards 23
Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels
Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels Upen Reddy Kareti - Cisco Adam Healey Broadcom Ltd. IEEE P802.3cd Task Force, July 25-28 2016, San Diego Supporters Joel
Variation of COM Parameters for Package Trace and Termination Resistance
Variation of COM Parameters for Package Trace and Termination Resistance Yasuo Hidaka Fujitsu Laboratories of America, Inc. IEEE P802.3cd Task Force Ad hoc Teleconference, October 5, 2016 Background Baseline
Richard Mellitz, Intel Corporation July, 2015 Waikoloa, HI. IEEE P802.3bs 400 Gb/s Ethernet Task Force July 15, Waikoloa, HI
Richard Mellitz, Intel Corporation July, 2015 Waikoloa, HI 1 July 15, Waikoloa, HI Joel Goergen Cisco Systems Upen Reddy Kareti - Cisco Systems Vineet Salunke - Cisco Systems Mike Andrewartha Microsoft
Chip-to-module far-end TX eye measurement proposal
Chip-to-module far-end TX eye measurement proposal Raj Hegde & Adam Healey IEEE P802.3bs 400 Gb/s Ethernet Task Force March 2017 Vancouver, BC, Canada 1 Background In smith_3bs_01a_0915, it was shown that
Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels
Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels Upen Reddy Kareti - Cisco Adam Healey Broadcom Ltd. IEEE P802.3cd Task Force, July 25-28 2016, San Diego Presentation overview
Baseline COM parameters for 50G Backplane and Copper Cable specifications
Baseline COM parameters for 50G Backplane and Copper Cable specifications Upen Reddy Kareti - Cisco Adam Healey Broadcom Ltd. IEEE P802.3cd Task Force, September 12 16 2016, Fort Worth Studies in kareti_3cd_01a_0716
A possible receiver architecture and preliminary COM Analysis with GEL Channels
A possible receiver architecture and preliminary COM Analysis with 802.3 100GEL Channels Mike Li, Hsinho Wu, Masashi Shimanouchi, Adee Ran Intel Corporation May 2018 May 2018 interim meeting, Pittsburgh,
For IEEE 802.3ck March, Intel
106Gbps C2M Simulation Updates For IEEE 802.3ck March, 2019 Mike Li, Hsinho Wu, Masashi Shimanouchi Intel 1 Contents Objective and Motivations TP1a Device and Link Configuration CTLE Characteristics Package
25Gb/s Ethernet Channel Design in Context:
25Gb/s Ethernet Channel Design in Context: Channel Operating Margin (COM) Brandon Gore April 22 nd 2016 Backplane and Copper Cable Ethernet Interconnect Channel Compliance before IEEE 802.3bj What is COM?
NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014
NRZ CHIP-CHIP CDAUI-8 Chip-Chip Tom Palkert MoSys 12/16/2014 Proposes baseline text for an 8 lane 400G Ethernet electrical chip to chip interface (CDAUI-8) using NRZ modulation. The specification leverages
Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces
Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Adam Healey Avago Technologies IEEE P802.3bs 400 GbE Task Force March 2015 Introduction Channel Operating Margin (COM) is a figure of merit
100 GEL C2M Flyover Host Files: Tp0 to Tp2, With and Without Manufacturing Variations, for Losses 9, 10, 11, 12, 13, and 14 db
100 GEL C2M Flyover Host Files: Tp0 to Tp2, With and Without Manufacturing Variations, for Losses 9, 10, 11, 12, 13, and 14 db Richard Mellitz, Samtec May 2018, Pittsburg, Pennsylvania Table of Contents
Return Loss of Test Channel for Rx ITT in Clause 136 (#72)
Return Loss of Test Channel for Rx ITT in Clause 136 (#72) Yasuo Hidaka Fujitsu Laboratories of America, Inc. IEEE P802.3cd 50GbE, 100GbE, and 200GbE Task Force, July 11-13, 2017 IEEE 802.3 Plenary Meeting
High Speed Characterization Report
HLCD-20-XX-TD-BD-2 Mated with: LSHM-120-XX.X-X-DV-A Description: 0.50 mm Razor Beam High Speed Hermaphroditic Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly
IEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
802.3ba CR4/10, SR4/SR10 loss budgets. IEEE P802.3ba July 2009 San Francisco
802.3ba CR4/10, SR4/SR10 loss budgets Marco Mazzini, Mark Gustlin, Lin Shen, Gary Nicholl, Pirooz Tooyserkani - Cisco John D Ambrosia Force10 Networks IEEE P802.3ba July 2009 San Francisco Supporters Joel
High Speed Characterization Report
ESCA-XX-XX-XX.XX-1-3 Mated with: SEAF8-XX-05.0-X-XX-2-K SEAM8-XX-S02.0-X-XX-2-K Description: 0.80 mm SEARAY High-Speed/High-Density Array Cable Assembly, 34 AWG Samtec, Inc. 2005 All Rights Reserved Table
CAUI-4 Consensus Building, Specification Discussion. Oct 2012
CAUI-4 Consensus Building, Specification Discussion Oct 2012 ryan.latchman@mindspeed.com 1 Agenda Patent Policy: - The meeting is an official IEEE ad hoc. Please review the patent policy at the following
High Speed Characterization Report
ECDP-16-XX-L1-L2-2-2 Mated with: HSEC8-125-XX-XX-DV-X-XX Description: High-Speed 85Ω Differential Edge Card Cable Assembly, 30 AWG ACCELERATE TM Twinax Cable Samtec, Inc. 2005 All Rights Reserved Table
High Speed Characterization Report
PCRF-064-XXXX-EC-SMA-P-1 Mated with: PCIE-XXX-02-X-D-TH Description: PCI Express Cable Assembly, Low Loss Microwave Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview...
Adding a No FEC cable (CA-N) to 25GBASE-CR. Mike Dudek QLogic 3/9/15
Adding a No FEC cable (CA-N) to 25GBASE-CR. Mike Dudek QLogic 3/9/15 Supporters of Proposal. Eric Baden Broadcom Vittal Balasubramanian Dell Erdem Matoglu Amphenol Richard Mellitz Intel Gary Nicholl Cisco
Baseline proposals for copper twinaxial cable specifications Chris DiMinico MC Communications/PHY-SI LLC/Panduit
Baseline proposals for copper twinaxial cable specifications Chris DiMinico MC Communications/PHY-SI LLC/Panduit cdiminico@ieee.org 1 Purpose Baseline proposals for 802.3cd copper twinaxial cable specifications
High Speed Characterization Report
ERCD_020_XX_TTR_TED_1_D Mated with: ERF8-020-05.0-S-DV-L Description: 0.8mm Edge Rate High Speed Coax Cable Assembly Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable Assembly Overview... 1
High Speed Characterization Report
PCIEC-XXX-XXXX-EC-EM-P Mated with: PCIE-XXX-02-X-D-TH Description: 1.00 mm PCI Express Internal Cable Assembly, 30 AWG Twinax Ribbon Cable Samtec, Inc. 2005 All Rights Reserved Table of Contents Cable
06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07
06-496r3 SAS-2 Electrical Specification Proposal Kevin Witt SAS-2 Phy Working Group 1/16/07 Overview Motivation Multiple SAS-2 Test Chips Have Been Built and Tested, SAS-2 Product Designs have Started
Observation bandwidth
Observation bandwidth Piers Dawe IEEE P802.3bm, July 2013, Geneva Introduction Cl 92 SC 92.8.3 P 194 L 41 Comment 130 Comment Type TR Following up on D2.0 comment 240: inconsistency between S-parameter
CAUI-4 Chip Chip Spec Discussion
CAUI-4 Chip Chip Spec Discussion 1 Chip-Chip Considerations Target: low power, simple chip-chip specification to allow communication over loss with one connector Similar to Annex 83A in 802.3ba 25cm or
PAM4 interference Tolerance test ad hoc report. Mike Dudek QLogic Charles Moore Avago Nov 13, 2012
PAM4 interference Tolerance test ad hoc report Mike Dudek QLogic Charles Moore Avago Nov 13, 2012 1 2 PAM4 Interference Tolerance Test ad hoc report. Dudek_bj_01_1112 Supporters. The following indicated
yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from
yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from The text of this section was pulled from clause 72.7 128.7 2.5GBASE-KX
400G-FR4 Technical Specification
400G-FR4 Technical Specification 100G Lambda MSA Group Rev 2.0 September 18, 2018 Chair Mark Nowell, Cisco Systems Co-Chair - Jeffery J. Maki, Juniper Networks Marketing Chair - Rang-Chen (Ryan) Yu Editor
Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications
SAS 1.1 PHY jitter MJSQ modifications T10/04-332r0 Date: October 4, 2004 To: T10 Technical Committee From: Bill Ham (bill.ham@hp,com) Subject: SAS 1.1 PHY jitter MJSQ modifications The following proposed
MPI statistical model and results. 7 th January 2016 Jonathan King
MPI statistical model and results 7 th January 2016 Jonathan King 1 Aims 1) Show impact of 3 db mid-span loss on MPI penalty P MPI 2) Look at MPI penalties for the 3 link scenarios shown in kolesar_01_0715
DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005
Application Note DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height REVISION DATE: January 11, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed
06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005
06-011r0 Towards a SAS-2 Physical Layer Specification Kevin Witt 11/30/2005 Physical Layer Working Group Goal Draft a Specification which will: 1. Meet the System Designers application requirements, 2.
Does PAM-4 or NRZ Require an Intra-Baud Clipping Penalty?
Does PAM-4 or NRZ Require an Intra-Baud Clipping Penalty? Will Bliss Office of the CTO Broadcom Corp. IEEE 802.3bs task force San Antonio, TX Nov. 3, 2014 1 SUPPORTERS Vipul Bhatt Beck Mason Brian Welch
Proposed Baseline text for: Chip-to-module 400 Gb/s eightlane Attachment Unit Interface (CDAUI-8) Tom Palkert MoSys Jan
Proposed Baseline text for: Chip-to-module 400 Gb/s eightlane Attachment Unit Interface (CDAUI-8) Tom Palkert MoSys Jan. 6 2015 Contributors: Haoli Qian (Credo) Jeff Twombly (Credo) Scott Irwin (Mosys)
Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy
Signal Integrity Tips and Techniques Using TDR, VNA and Modeling Russ Kramer O.J. Danzy Simulation What is the Signal Integrity Challenge? Tx Rx Channel Asfiakhan Dreamstime.com - 3d People Communication
IEEE P802.3bm D Gb/s and 100 Gb/s Fiber Optic TF Initial Working Group ballot comments
IEEE P802.3bm D2.0 40 Gb/s and 100 Gb/s Fiber Optic TF Initial orking Group ballot comments Cl 83D SC 83D.1 P 141 L 52 # 1 Cl 83D SC 83D.3.1.5.1 P 148 L 4 # 4 Anslow, Pete Ciena Anslow, Pete Ciena In "The
Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005
Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: February 22, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in
QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005
Application Note QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height REVISION DATE: January 12, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed
TDECQ changes and consequent spec limits
TDECQ changes and consequent spec limits 802.3bs SMF ad hoc, 13th June 2017 Jonathan King, Finisar With data from Marco Mazzini, Cisco Marlin Viss, Keysight 1 Intro: Link budget, OMA outer and TDECQ Power
High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.
High-Speed Circuits and Systems Laboratory B.M.Yu 1 Content 1. Introduction 2. Pre-emphasis 1. Amplitude pre-emphasis 2. Phase pre-emphasis 3. Circuit implantation 4. Result 5. Conclusion 2 Introduction
Partial Response Signaling for Backplane Applications
Partial Response Signaling for Backplane Applications IEEE 82.3ap Task Force September 24 Michael Altmann Fulvio Spagna IEEE 82.3ap Task Force - 24-Sep-4 Agenda Introduction Line coding alternatives for
IEEE 802.3bj: 100GBASE-CR4 Test Points and Parameters Chris DiMinico MC Communications/ LEONI Cables & Systems LLC
IEEE 802.3bj: 100GBASE-CR4 Test Points and Parameters Chris DiMinico MC Communications/ LEONI Cables & Systems LLC cdiminico@ieee.org 1 Supporters Mark Bugg, Tom Palkert, Patrick Casher Molex Beth Kochuparambil,
IEEE 802.3bj Test Points and Parameters 100 Gb/s copper cable Chris DiMinico MC Communications/ LEONI Cables & Systems LLC
IEEE 802.3bj Test Points and Parameters 100 Gb/s copper cable Chris DiMinico MC Communications/ LEONI Cables & Systems LLC cdiminico@ieee.org 1 Purpose Baseline proposals for 802.3bj test point specifications
M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013
M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5 August 27, 2013 Revision Revision History DATE 0.5 Preliminary release 8/23/2013 Intellectual Property Disclaimer THIS SPECIFICATION
Improved 100GBASE-SR4 transmitter testing
Improved 100GBASE-SR4 transmitter testing Piers Dawe IEEE P802.3bm, May 2014, Norfolk, VA Supporters Paul Kolesar Mike Dudek Ken Jackson Commscope QLogic Sumitomo 2 Introduction The way of defining transmitter
Richard Mellitz, Intel Corporation January IEEE 802.3by 25 Gb/s Ethernet Task Force
Richard Mellitz, Intel Corporation January 2015 1 Rob Stone, Broadcom Vittal Balasubramani, DELL Kapil Shrikhande, DELL Mike Andrewartha, Microsoft Brad Booth, Microsoft 2 1) Receiver interference tolerance
10 GIGABIT ETHERNET CONSORTIUM
10 GIGABIT ETHERNET CONSORTIUM Clause 54 10GBASE-CX4 PMD Test Suite Version 1.0 Technical Document Last Updated: 18 November 2003 10:13 AM 10Gigabit Ethernet Consortium 121 Technology Drive, Suite 2 Durham,
100GBASE-KR4, 100GBASE-CR4, & CAUI-4 Compliance and Characterization Solution for Real Time Scopes
100GBASE-KR4, 100GBASE-CR4, & CAUI-4 Compliance and Characterization Solution for Real Time Scopes This application package is designed in conjunction with the performance levels offered by a 50 GHz 70KSX
TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)
TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf) 21st February 2017 P802.3bs SMF ad hoc Jonathan King, Finisar 1 Preamble TDECQ calculates the db ratio of how
Project: IEEE P Working Group for Wireless Personal Area Networks N
Project: IEEE P802.15 Working Group for Wireless Personal Area Networks N (WPANs( WPANs) Title: [MSK-based 60GHz PHY Proposal] Date Submitted: [7 May, 2007] Source: [Troy Beukema, Brian Floyd, Brian Gaucher,
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005
RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications Revision Date: March 18, 2005 Copyrights and Trademarks Copyright 2005 Samtec, Inc. Developed in conjunction
400G-BD4.2 Multimode Fiber 8x50Gbps Technical Specifications
400G-BD4.2 Multimode Fiber 8x50Gbps Technical Specifications As Defined by the 400G BiDi MSA Revision 1.0 September 1, 2018 Chair Mark Nowell, Cisco Co-Chair John Petrilla, FIT Editor - Randy Clark, FIT
Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012
Baseline Proposal for 100G Backplane Specification Using PAM2 Mike Dudek QLogic Mike Li Altera Feb 25, 2012 1 2 Baseline Proposal for 100G PAM2 Backplane Specification : dudek_01_0312 Supporters Stephen
TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar
TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a May 3 rd 2016 Jonathan King Finisar 1 Proposal for TDECQ for PAM4 signals -1 Scope based, TDEC variant expanded for all
CFORTH-X2-10GB-CX4 Specifications Rev. D00A
CFORTH-X2-10GB-CX4 Specifications Rev. D00A Preliminary DATA SHEET CFORTH-X2-10GB-CX4 10GBASE-CX4 X2 Transceiver CFORTH-X2-10GB-CX4 Overview CFORTH-X2-10GB-CX4 10GBd X2 Electrical transceivers are designed
Advanced Product Design & Test for High-Speed Digital Devices
Advanced Product Design & Test for High-Speed Digital Devices Presenters Part 1-30 min. Hidekazu Manabe Application Marketing Engineer Agilent Technologies Part 2-20 min. Mike Engbretson Chief Technology
04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004
To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) Date: 1 December 2004 Subject: 04-370r1 SAS-1.1 Merge and with XT and XR Revision history Revision 0 (6 November 2004) First revision
OIF CEI 6G LR OVERVIEW
OIF CEI 6G LR OVERVIEW Graeme Boyd, Yuriy Greshishchev T10 SAS-2 WG meeting, Houston, 25-26 May 2005 www.pmc-sierra.com 1 Outline! Why CEI-6G LR is of Interest to SAS-2?! CEI-6G- LR Specification Methodology!
Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007
Beta and Epsilon Point Update Adam Healey Mark Marlett August 8, 2007 Contributors and Supporters Dean Wallace, QLogic Pravin Patel, IBM Eric Kvamme, LSI Tae-Kwang Jeon, LSI Bill Fulmer, LSI Max Olsen,
To learn fundamentals of high speed I/O link equalization techniques.
1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate
Additional PAM4 transmitter constraints (comments 52, 54, 57, 59, 27) 802.3cd interim, Pittsburgh, May 2018 Jonathan King, Chris Cole, Finisar
Additional PAM4 transmitter constraints (comments 52, 54, 57, 59, 27) 802.3cd interim, Pittsburgh, May 2018 Jonathan King, Chris Cole, Finisar 1 Contents Introduction Transmitter transition time proposal
IEEE Electrical Backplane/ Twinax Cu Cable SG Objectives. Lake Tahoe, NV May 2011
IEEE 802.3 Electrical Backplane/ Twinax Cu Cable SG Objectives Lake Tahoe, NV May 2011 Chris DiMinico MC Communications/ LEONI Cables & Systems LLC cdiminico@ieee.org 1 Summary Cable assembly and transmit/receive
Design and experimental realization of the chirped microstrip line
Chapter 4 Design and experimental realization of the chirped microstrip line 4.1. Introduction In chapter 2 it has been shown that by using a microstrip line, uniform insertion losses A 0 (ω) and linear
Results of a Practical Measurement System for the TP3 Comprehensive Stressed Receiver Sensitivity and Overload Test
Results of a Practical Measurement System for the TP3 Comprehensive Stressed Receiver Sensitivity and Overload Test Finisar September 9, 2005 Page: 1 Introduction IEEE 802.3aq D2.2 68.6.9 Comprehensive
High Data Rate Characterization Report
High Data Rate Characterization Report VPSTP-016-1000-01 Mated with: VRDPC-50-01-M-RA and VRDPC-50-01-M-RA Description: Plug Shielded Twisted Pair Cable Assembly, 0.8mm Pitch Samtec, Inc. 2005 All Rights
40 AND 100 GIGABIT ETHERNET CONSORTIUM
40 AND 100 GIGABIT ETHERNET CONSORTIUM Clause 93 100GBASE-KR4 PMD Test Suite Version 1.0 Technical Document Last Updated: October 2, 2014 40 and 100 Gigabit Ethernet Consortium 121 Technology Drive, Suite
High Data Rate Characterization Report
High Data Rate Characterization Report EQCD-020-39.37-STR-TTL-1 EQCD-020-39.37-STR-TEU-2 Mated with: QTE-020-01-X-D-A and QSE-020-01-X-D-A Description: 0.8mm High-Speed Coax Cable Assembly Samtec, Inc.
10GBASE-S Technical Feasibility
10GBASE-S Technical Feasibility Picolight Cielo IEEE P802.3ae Los Angeles, October 2001 Interim meeting 1 10GBASE-S Feasibility Supporters Petar Pepeljugoski, IBM Tom Lindsay, Stratos Lightwave Bob Grow,
TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1. May 3rd 2016 Jonathan King
TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1 May 3rd 2016 Jonathan King 1 Proposal for TDEC for PAM4 signals -1 Scope based, TDEC variant expanded for all three sub-eyes
SRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar
SRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar 1 SRS test source calibration measurement bandwidth in D3.2 Refers back to 121.8.5
High Data Rate Characterization Report
High Data Rate Characterization Report EQRF-020-1000-T-L-SMA-P-1 Mated with: QSE-xxx-01-x-D-A and SMA-J-P-x-ST-TH1 Description: Cable Assembly, High Speed Coax, 0.8 mm Pitch Samtec, Inc. 2005 All Rights
10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs
10 Mb/s Single Twisted Pair Ethernet 10BASE-T1L PSD Mask Steffen Graber Pepperl+Fuchs IEEE P802.3cg 10 Mb/s Single Twisted Pair Ethernet Task Force 1/15/2018 1 Content Time Domain Specification Time Domain
High Speed Characterization Report
QTH-030-01-L-D-A Mates with QSH-030-01-L-D-A Description: High Speed Ground Plane Header Board-to-Board, 0.5mm (.0197 ) Pitch, 5mm (.1969 ) Stack Height Samtec, Inc. 2005 All Rights Reserved Table of Contents
x-mgc Part Number: FCU-022M101
x-mgc Part Number: FCU-022M101 Features Compliant with IEEE802.3ak (10GBASE-CX4) X2 MSA Rev 1.0b Compatible module Industry standard electrical connector, microgigacn TM (I/O interface) XAUI Four channel
BACKPLANE ETHERNET CONSORTIUM
BACKPLANE ETHERNET CONSORTIUM Clause 72 10GBASE-KR PMD Test Suite Version 1.1 Technical Document Last Updated: June 10, 2011 9:28 AM Backplane Ethernet Consortium 121 Technology Drive, Suite 2 Durham,
RECOMMENDATION ITU-R SA.1628
Rec. ITU-R SA.628 RECOMMENDATION ITU-R SA.628 Feasibility of sharing in the band 35.5-36 GHZ between the Earth exploration-satellite service (active) and space research service (active), and other services
Preliminary COM results for two reference receiver models
Preliminary COM results for two reference receiver models Yuchun Lu, Huawei Zhilei Huang, Huawei Yan Zhuang, Huawei Pengchao Zhao, Huawei Weiyu Wang, Huawei IEEE 802.3 100 Gb/s, 200 Gb/s, and 400 Gb/s
Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM
BACKPLANE CONSORTIUM Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2 Technical Document Last Updated: April 29, 2008 1:07 PM Backplane Consortium 121 Technology Drive, Suite 2 Durham, NH 03824 University
High Speed Characterization Report
SSW-1XX-22-X-D-VS Mates with TSM-1XX-1-X-DV-X Description: Surface Mount Terminal Strip,.1 [2.54mm] Pitch, 13.59mm (.535 ) Stack Height Samtec, Inc. 25 All Rights Reserved Table of Contents Connector Overview...
Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse
Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4 Frank Chang Vitesse Review 10GbE 802.3ae testing standards 10GbE optical tests and specifications divided into Transmitter;
Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.
;$8,7;5;-LWWHU 6SHFLILFDWLRQV Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp. 7;*HQHUDO6SHFLILFDWLRQV AC Coupled, point-to-point, 100 Ohms Differential 1UI = 320ps +/-
T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005
T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06
Aries CSP microstrip socket Cycling test
Aries CSP microstrip socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 6 Setup...
High Data Rate Characterization Report
High Data Rate Characterization Report ERDP-013-39.37-TTR-STL-1-D Mated with: ERF8-013-05.0-S-DV-DL-L and ERM8-013-05.0-S-DV-DS-L Description: Edge Rate Twin-Ax Cable Assembly, 0.8mm Pitch Samtec, Inc.
100G CWDM4 MSA Technical Specifications 2km Optical Specifications
100G CWDM4 MSA Technical Specifications 2km Specifications Participants Editor David Lewis, LUMENTUM Comment Resolution Administrator Chris Cole, Finisar The following companies were members of the CWDM4
ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION
ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION Penglin Niu, penglin@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Juan Wang, juanw@xilinx.com Gary
Gigabit Transmit Distortion Testing at UNH
Gigabit Transmit Distortion Testing at UNH Gig TX Distortion The purpose of the Gig TX distortion test is to make sure the DUT does not add so much distortion to the transmitted signal that the link partner's
AUTOMOTIVE ETHERNET CONSORTIUM
AUTOMOTIVE ETHERNET CONSORTIUM Clause 96 100BASE-T1 Physical Medium Attachment Test Suite Version 1.0 Technical Document Last Updated: March 9, 2016 Automotive Ethernet Consortium 21 Madbury Rd, Suite
Statistical Link Modeling
April 26, 2018 Wendem Beyene UIUC ECE 546 Statistical Link Modeling Review of Basic Techniques What is a High-Speed Link? 1011...001 TX Channel RX 1011...001 Clock Clock Three basic building blocks: Transmitter,
100 Gb/s: The High Speed Connectivity Race is On
100 Gb/s: The High Speed Connectivity Race is On Cathy Liu SerDes Architect, LSI Corporation Harold Gomard SerDes Product Manager, LSI Corporation October 6, 2010 Agenda 100 Gb/s Ethernet evolution SoC
Link budget for 40GBASE-CR4 and 100GBASE-CR10
Link budget for 40GBASE-CR4 and 100GBASE-CR10 Adam Healey LSI Corporation Meeting New Orleans, LA January 2009 Comment #287: Problem statement 2.5 db of the 3.0 db signal-to-noise (SNR) ratio penalty allocated
04-370r0 SAS-1.1 Merge IT and IR with XT and XR 6 November 2004
To: T10 Technical Committee From: Rob Elliott, HP (elliott@hp.com) Date: 6 November 2004 Subject: 04-370r0-1.1 Merge IT and IR with XT and XR Revision history Revision 0 (6 November 2004) First revision
Alignment of Tx jitter specifications, COM, and Rx interference/jitter tolerance tests
Alignment of Tx jitter specifications, COM, and Rx interference/jitter tolerance tests Adee Ran December 2016 19 December, 2016 IEEE P802.3bs Electrical ad hoc 1 Baseline In clauses/annexes that use COM
2.5G/5G/10G ETHERNET Testing Service
2.5G/5G/10G ETHERNET Testing Service Clause 126 2.5G/5GBASE-T PMA Test Plan Version 1.3 Technical Document Last Updated: February 4, 2019 2.5, 5 and 10 Gigabit Ethernet Testing Service 21 Madbury Road,
PAM-4 Four Wavelength 400Gb/s solution on Duplex SMF
PAM-4 Four Wavelength 400Gb/s solution on Duplex SMF IEEE P802.3bs 400Gb/sTask Force Meeting Ottawa Presented by Keith Conroy, MultiPhy, Ltd 1 Supporters 2 Why Four Wavelengths for 400GE? It is what the
SAS-2 6Gbps PHY Specification
SAS-2 6 PHY Specification T10/07-063r5 Date: April 25, 2007 To: T10 Technical Committee From: Alvin Cox (alvin.cox@seagate.com) Subject: SAS-2 6 PHY Electrical Specification Abstract: The attached information
Signal metrics for 10GBASE-LRM. Piers Dawe Agilent. John Ewen JDSU. Abhijit Shanbhag Scintera
Signal metrics for 10GBASE-LRM Piers Dawe Agilent. John Ewen JDSU. Abhijit Shanbhag Scintera Statement of problem Measure signal strength and quality Need: from data terminal equipment (DTE) at TP2 Need:
Aries Center probe CSP socket Cycling test
Aries Center probe CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/27/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...