Integrated receivers for mid-band SKA. Suzy Jackson Engineer, Australia Telescope National Facility

Similar documents
Integrated receivers for mid-band SKA. Suzy Jackson Engineer, Australia Telescope National Facility

March Phased Array Technology. Andrew Faulkner

Smart Antennas in Radio Astronomy

May AA Communications. Portugal

Towards SKA Multi-beam concepts and technology

Wide-Band Two-Stage GaAs LNA for Radio Astronomy

ADI 2006 RF Seminar. Chapter II RF/IF Components and Specifications for Receivers

Phased Array Feeds for the SKA. WP2.2.3 PAFSKA Consortium CSIRO ASTRON DRAO NRAO BYU OdP Nancay Cornell U Manchester

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

Analog and RF circuit techniques in nanometer CMOS

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Wideband Receiver for Communications Receiver or Spectrum Analysis Usage: A Comparison of Superheterodyne to Quadrature Down Conversion

Receiver Architecture

Dual-Frequency GNSS Front-End ASIC Design

Signal Integrity Design of TSV-Based 3D IC

SKA technology: RF systems & signal processing. Mike Jones University of Oxford

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Session 3. CMOS RF IC Design Principles

Phased Array Feed Design. Stuart Hay 23 October 2009

Phased Array Feeds for Parkes. Robert Braun Science with 50 Years Young

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends

Flexible CMOS Frequency Translation Circuits

MIT Wireless Gigabit Local Area Network WiGLAN

A Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique

mm-wave Transceiver Challenges for the 5G and 60GHz Standards Prof. Emanuel Cohen Technion

CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC

Radar System Design Considerations -- System Modeling Findings (MOS-AK Conference Hangzhou 2017)

A Broadband T/R Front-End of Millimeter Wave Holographic Imaging

2-PAD: An Introduction. The 2-PAD Team

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications

Detector Systems. Graeme Carrad

Speed your Radio Frequency (RF) Development with a Building-Block Approach

November SKA Low Frequency Aperture Array. Andrew Faulkner

Specifications and Interfaces

The Australian SKA Pathfinder Project. ASKAP Digital Signal Processing Systems System Description & Overview of Industry Opportunities

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

A 1.9GHz Single-Chip CMOS PHS Cellphone

NRC Herzberg Astronomy & Astrophysics

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

Active Impedance Matched Dual-Polarization Phased Array Feed for the GBT

RF Integrated Circuits

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

TSEK38 Radio Frequency Transceiver Design: Project work B

Miniature, Ruggedized, 20 GHz RF over Fiber Transmitter

SKY : Direct Quadrature Demodulator GHz Featuring No-Pull LO Architecture

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

EMBRACE DS5 presentation

Receivers for. FFRF Tutorial by Tom Clark, NASA/GSFC & NVI Wettzell, March 19, 2009

ASKAP Phased Array Feed Digital Beamformer Design Overview and Performance Characteristics

S.A. Torchinsky, A. van Ardenne, T. van den Brink-Havinga, A.J.J. van Es, A.J. Faulkner (eds.) 4-6 November 2009, Château de Limelette, Belgium

MAX2023 Evaluation Kit. Evaluates: MAX2023. Features

System-on-Chip. Electro-thermal effects in radio ICs. Overview. Tri-band GSM radio receiver (front-end)

A Novel Phase Conjugator for Active Retrodirective Array Applications

60 GHz Receiver (Rx) Waveguide Module

Lecture 15: Introduction to Mixers

60 GHz RX. Waveguide Receiver Module. Features. Applications. Data Sheet V60RXWG3. VubIQ, Inc

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

S.A. Torchinsky, A. van Ardenne, T. van den Brink-Havinga, A.J.J. van Es, A.J. Faulkner (eds.) 4-6 November 2009, Château de Limelette, Belgium

TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design

ISSCC 2006 / SESSION 10 / mm-wave AND BEYOND / 10.1

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

Array noise temperature measurements at the Parkes PAF Test-bed Facility

Bandwidth Radar Receivers

The Sardinia Radio Telescope conversion, distribution, and receiver control system

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

A Multi-Fielding SKA Covering the Range 100 MHz 22 GHz. Peter Hall and Aaron Chippendale, CSIRO ATNF 24 November 2003

Low Cost Mixer for the 10.7 to 12.8 GHz Direct Broadcast Satellite Market

NANOSCALE IMPULSE RADAR

Phased Array Feeds A new technology for multi-beam radio astronomy

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

mmw to THz ultra high data rate radio access technologies

Low Distortion Mixer AD831

Memo 65 SKA Signal processing costs

Radioelectronics RF CMOS Transceiver Design

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

900 MHz Antenna Sharing Combiner ASC900VG11A

RF2667. Typical Applications CDMA/FM Cellular Systems CDMA PCS Systems GSM/DCS Systems

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS

Valon Synthesizer RFI Test Report

Future Arrays for Radio Astronomy and Space Communications. Sander Weinreb. Presentation to KNI/MDL Seminar, Aug 3, 2009

MAX2105CWI 0 C to +70 C 28 SO 90 /64, /65

Radio Receiver Architectures and Analysis

850 MHz Antenna Sharing Combiner ASC850VG12A

RF Receiver Hardware Design

Bologna 14 October, 2009

Technologies for Radio Astronomy Mark Bowen Acting Theme Leader Technologies for Radio Astronomy October 2012 CSIRO ASTRONOMY AND SPACE SCIENCE

An FPGA-Based Back End for Real Time, Multi-Beam Transient Searches Over a Wide Dispersion Measure Range

HIFAS: Wide-band spectrometer ASIC

SAMPULSE50GHz and SAMPULSE70GHzANT PULSER/SAMPLER DEMO BOARD

Technology Drivers, SKA Pathfinders P. Dewdney

12-bit 50/100/125 MSPS 1-channel ADC

RX_024_04 24 GHz Highly Integrated IQ Receiver (Silicon Germanium Technology)

Subminiature, Low power DACs Address High Channel Density Transmitter Systems

Transcription:

Integrated receivers for mid-band SKA Suzy Jackson Engineer, Australia Telescope National Facility SKADS FP6 Meeting Chateau de Limelette 4-6 November, 2009

Talk overview Mid band SKA receiver challenges ASKAP as a bridge to SKA RF-CMOS proof of concept receiver Proposed integrated receiver for mid-band SKA

Mid band PAF SKA (from a receiver viewpoint) Some large numbers: Collecting area 1 km 2 Field of View 20 deg 2 Sensitivity 7000 m 2 /K Survey Speed 1x10 9 m 4 /K 2.deg 2 Observing frequency ~500 2000 MHz Processed Bandwidth >300 MHz With dish diameter of 15 m Number of dishes ~2500 Focal Plane Phased Array ~400 elements PAF data rate ~2.5 terabits/s Total no. receivers required ~1 million

Mid-band SKA receiver design challenges Cost 20 per receiver is ~ 20 million across the SKA Size and weight Total PAF weight limits of 200 kg (for ASKAP antenna) = 500 g per receiver Power consumption Dictated by weight for example 1 kw per antenna = 2.5 W per receiver Manufacturability & maintainability Minimise number of parts Performance Low T n Wide RF and IF bandwidths High dynamic range RFI minimisation

For SKA we want to go from this (ASKAP) Focus Cable wraps Pedestal LNA RF on copper RF gain RF filters Frequency Conversion* A/D *Dual conversion Frequency conversion and sampler in the pedestal Analog RF signal transmission over coaxial cable Dual conversion (superheterodyne) receiver

To this Focus Cable wraps Pedestal LNA RF gain RF filters Frequency Conversion* A/D Sampled IF on optical fibre *Direct conversion I&Q Frequency conversion and sampler at the focus Digital IF signal transmission over fibre directly to beamformer in antenna base or central site Direct conversion I/Q receiver

Proof-of-concept RF-CMOS receiver Developed from 2004-2008 0.18µm RF-CMOS 300 1700 MHz RF range I/Q direct downconversion with 300 MHz (2 x 150 MHz) IF bandwidth only one LO required and half ADC sample rate compared to conventional dual conversion scheme. Dual 6 bit averaging termination flash ADCs Noise cancelling input amplifier

Proof-of-concept RF-CMOS receiver BASEBAND FILTERS LNA RF FILTERS QUADRATURE MIXERS ADCS LO GEN 3.5mm x 2.75mm

Some proof-of-concept receiver results RF CMOS performance quite good for mid-band use. Tn ~180K (2dB) mid-band. Useable over 200 MHz 2GHz. Passive RF filters worked well despite low-q bulk CMOS inductors. Exceptional I/Q amplitude and phase match (0.1dB and 1 degree). Isolation between LO and sample clock signals and RF very good, but some sample clock leakage still evident. 5 th harmonic of 256 MHz sample clock -78 dbm at RF input. Minor ADC problems. Clock to digital output noise coupling limits operation to 150 Msps. 40dB SFDR achieved at 150 Msps. Receiver showed the value of implementing the LNA as a separate circuit. Reduction of LO and sample clock leakage. Prevention of physical LNA heating from high power circuitry dissipation (ADC). Fabrication of LNA in very fast CMOS/GaAs/InP process for lowest T n.

Proposed integrated receiver Direct-downconversion I/Q architecture with divide-by-4 LO Single out of band LO required I/Q amplitude and phase match expected to be adequate to ensure 40 db image suppression Implementation of whole receiver from LNA output to ADC input Including LO synthesiser and all filters Minimal external components and cost LNA off-chip for minimum T n and maximum flexibility Off-chip ADC to reduce development cost Includes high power ADC drivers Maximum flexibility RF and baseband gain adjustable RF filter selection switches (including bypass) Baseband filter selection Power level monitoring in RF and baseband On-die temperature monitor

Integrated receiver block diagram

Target specification highlights 250 MHz to 2500 MHz RF range. Onboard by-passable RF filters 700 MHz HP and 1200/1800 MHz LP. I/Q direct quadrature down conversion selectable instantaneous bandwidth from 150 to 600 MHz. 40 db dynamic range. Due to tight I/Q amplitude and phase matching Onboard LO synthesiser and ADC driver. Plenty of RF and BB gain adjustment: 34 59 db RF gain range, 5 db steps. 8 20 db BB gain range, 2 db steps. Compact 6mm square QFN package. Low power (target ~2-3 W).

Proposed initial Silicon-on-Sapphire development 250 MHz to 2500 MHz RF range. I/Q direct quadrature down conversion with selectable instantaneous bandwidth up to 600 MHz. 40 db dynamic range. Onboard ADC driver. 8 20 db BB gain range, 2 db steps.

In context Digital fibre Out Receiver cards LNAs PAF elements Allows entire receiver to be housed behind feed Lightweight and compact Low power Easily RFI shielded Low cost (minimal connectors and cabling, low speed ADCs) RF in, digital fibre out.

Australia Telescope National Facility Suzy Jackson Engineer RF systems Phone: 02 9372 4359 Email: Suzy.Jackson@csiro.au Web: www.atnf.csiro.au/askap Thank you Contact Us Phone: 1300 363 400 or +61 3 9545 2176 Email: enquiries@csiro.au Web: www.csiro.au