PERFORMANCE CHARACTERISTICS OF EPAD PRECISION MATCHED PAIR MOSFET ARRAY

Similar documents
PRECISION N-CHANNEL EPAD MOSFET ARRAY DUAL HIGH DRIVE NANOPOWER MATCHED PAIR

PRECISION N-CHANNEL EPAD MOSFET ARRAY QUAD HIGH DRIVE ZERO THRESHOLD MATCHED PAIR

ALD810023/ALD810024/ALD810025/ ALD810026/ALD810027/ALD QUAD SUPERCAPACITOR AUTO BALANCING (SAB ) MOSFET ARRAY ADVANCED LINEAR DEVICES, INC.

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

UNIT 3: FIELD EFFECT TRANSISTORS

ITT Technical Institute. ET215 Devices 1. Chapter

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

8. Characteristics of Field Effect Transistor (MOSFET)

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Homework Assignment 07

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

Three Terminal Devices

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

University of Pittsburgh

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

SMD Type. P-Channel MOSFET SI2333DS-HF (KI2333DS-HF) Features. Absolute Maximum Ratings Ta = 25

An introduction to Depletion-mode MOSFETs By Linden Harrison

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Chapter 8. Field Effect Transistor

Homework Assignment 07

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

RT9167/A. Low-Noise, Fixed Output Voltage, 300mA/500mA LDO Regulator Features. General Description. Applications. Ordering Information RT9167/A-

Chapter 8: Field Effect Transistors

Electronic PRINCIPLES

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

LINEAR INTEGRATED SYSTEMS, INC.

Figure 1: JFET common-source amplifier. A v = V ds V gs

P-Channel Enhancement Mode Power MOSFET

EE 230 Lab Lab 9. Prior to Lab

Department of Electrical Engineering IIT Madras

UNIT 4 BIASING AND STABILIZATION

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS

EPAD OPERATIONAL AMPLIFIER

Device Marking Device Device Package Reel Size Tape width Quantity SIP3210 SIP3210 SOP-8 330mm

IFB270 Advanced Electronic Circuits

INTRODUCTION: Basic operating principle of a MOSFET:

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

PE6018. N-Channel Enhancement Mode Power MOSFET. Description. General Features. Application. Absolute Maximum Ratings (T C =25 unless otherwise noted)

Taiwan Goodark Technology Co.,Ltd

Prof. Paolo Colantonio a.a

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)

Experiment No: 5. JFET Characteristics

Experiment#: 8. The JFET Characteristics & DC Biasing. Electronics (I) Laboratory. The Hashemite University. Faculty of Engineering

Device Marking Device Device Package Reel Size Tape width Quantity TO-252-2L. Parameter Symbol Limit Unit

Taiwan Goodark Technology Co.,Ltd TGD0103M

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

ACE2302 N-Channel Enhancement Mode MOSFET

PKP3105. P-Ch 30V Fast Switching MOSFETs

6. Field-Effect Transistor

Sub-Threshold Region Behavior of Long Channel MOSFET

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

AN-1001 Understanding Power MOSFET Parameters

Gate-Body Leakage Current I GSS V GS =±20V,V DS =0V - - ±100 na (Note 3) On Characteristics Gate Threshold Voltage V GS(th) V DS =V GS,I D =250μA 1.2

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

Field Effect Transistors (npn)

P-Channel MOSFET SI2369DS-HF (KI2369DS-HF) Symbol Rating Unit Drain-Source Voltage Gate-Source Voltage VDS -30 VGS ±20 *1*2 *1*2 *1*2 *1*2

Taiwan Goodark Technology Co.,Ltd

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 20 V V GS Gate-Source Voltage ±10 V

Device Marking Device Device Package Reel Size Tape width Quantity 6075K FNK6075K TO-252-2L Parameter Symbol Limit Unit

Common-Source Amplifiers

Unit III FET and its Applications. 2 Marks Questions and Answers

V DSS R DS(on) max (mω)

UNIT I - TRANSISTOR BIAS STABILITY

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

TSM V P-Channel MOSFET

EE70 - Intro. Electronics

Device Marking Device Device Package Reel Size Tape width Quantity

LM134/LM234/LM334 3-Terminal Adjustable Current Sources

4.5 Biasing in MOS Amplifier Circuits

Radio Frequency Electronics

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Features. TA=25 o C unless otherwise noted. Symbol Parameter Ratings Units. Pulsed 10 Power Dissipation for Single Operation (Note 1a) 2

MODULE-2: Field Effect Transistors (FET)

Dual N - Channel Enhancement Mode Power MOSFET 4502

2N7617UC IRHLUC770Z4 60V, DUAL-N CHANNEL RADIATION HARDENED LOGIC LEVEL POWER MOSFET SURFACE MOUNT (LCC-6) Product Summary

PE2302C. N-Channel Enhancement Mode Power MOSFET 2302C DESCRIPTION GENERAL FEATURES. Application. Page 1

LSK489. Linear Integrated Systems 4042 Clipper Court Fremont, CA Tel: Fax: Doc /09/17 Rev#A31 ECN# LSK489

UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE. Department of Electrical and Computer Engineering

EVALUATION KIT AVAILABLE 28V, PWM, Step-Up DC-DC Converter PART V IN 3V TO 28V

MP A, 55V, 100kHz Step-Down Converter with Programmable Output OVP Threshold

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

RT9167/A. Low-Noise, Fixed Output Voltage,300mA/500mA LDO Regulator. Features. General Description. Applications. Ordering Information

V DSS R DS(on) max I D. 20V GS = 10V 8.9A. 71 P A = 25 C Power Dissipation 2.0 P A = 70 C Power Dissipation Linear Derating Factor

UNISONIC TECHNOLOGIES CO., LTD 3N80

SIS2040 V V Complementary MOSFET. General Features. N-Channel PRODUCT SUMMARY. P-Channel PRODUCT SUMMARY

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 60 V V GS Gate-Source Voltage ±20 V

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD UT4411

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

V DSS R DS(on) max Qg (typ.) 60V GS = 10V 24nC

55:041 Electronic Circuits

Transcription:

TM ADVANCED LINEAR DEVICES, INC. e EPAD E N A B L E D PERFORMANCE CHARACTERISTICS OF EPAD PRECISION MATCHED PAIR MOSFET ARRAY GENERAL DESCRIPTION ALDxx/ALD9xx/ALDxx/ALD9xx are high precision monolithic quad/dual N-Channel MOSFETs matched at the factory using ALD s proven EPAD CMOS technology. These devices are intended for low voltage, small signal applications. ALD s Electrically Programmable Analog Device (EPAD) technology provides a family of matched transistors with a range of precision threshold values. All members of this family are designed and actively programmed for exceptional matching of device electrical characteristics. Threshold values range from -.V Depletion to +.V Enhancement devices, including standard products specified at -.V, -.V, -.V, +.V, +.V, +.V, +.V, +.V, and +.V. ALD can also provide any customer desired value between -.V and +.V. For all these devices, even the depletion and zero threshold transistors, ALD EPAD technology enables the same well controlled turn-off, subthreshold, and low leakage characteristics as standard enhancement mode MOSFETs. With the design and active programming, even units from different batches and different dates of manufacture have well matched characteristics. As these devices are on the same monolithic chip, they also exhibit excellent tempco tracking. This EPAD MOSFET Array product family (EPAD MOSFET) is available in the three separate categories, each providing a distinctly different set of electrical specifications and characteristics. The first category is the ALD/ALD9 Zero-Threshold mode EPAD MOSFETs. The second category is the ALDxx/ ALD9xx enhancement mode EPAD MOSFETs. The third category is the ALDxx/ALD9xx depletion mode EPAD MOSFETs. (The suffix xx denotes threshold voltage in.v steps, for example, xx = denotes.v). The ALD/ALD9 (quad/dual) are EPAD MOSFETs in which the individual threshold voltage of each MOSFET is fixed at zero. The threshold voltage is defined as I DS = µa @ V DS =.V when the gate voltage V GS =.V. Zero threshold devices operate in the enhancement region when operated above threshold voltage and current level (V GS >.V and I DS > µa) and subthreshold region when operated at or below threshold voltage and current level (V GS <=.V and I DS < µa). This device, along with other very low threshold voltage members of the product family, constitute a class of EPAD MOSFETs that enable ultra low supply voltage operation and nanopower type of circuit designs, applicable in either analog or digital circuits. The ALDxx/ALD9xx (quad/dual) product family features precision matched enhancement mode EPAD MOSFET devices, which require a positive bias voltage to turn on. Precision threshold values such as +.V, +.V, +.V are offered. No conductive channel exists between the source and drain at zero applied gate voltage for these devices, except that the +.V version has a subthreshold current at about na. The ALDxx/ALD9xx (quad/dual) features depletion mode EPAD MOSFETs, which are normally-on devices when the gate bias voltage is at zero volts. The depletion mode threshold voltage is at a negative voltage level at which the EPAD MOSFET turns off. Without a supply voltage and/or with V GS =.V the EPAD MOSFET device is already turned on and exhibits a defined and controlled on-resistance between the source and drain terminals. The ALDxx/ALD9xx depletion mode EPAD MOSFETs are different from most other types of depletion mode MOSFETs and certain types of JFETs in that they do not exhibit high gate leakage currents and channel/junction leakage currents. When negative signal voltages are applied to the gate terminal, the designer/user can depend on the EPAD MOSFET device to be controlled, modulated and turned off precisely. The device can be modulated and turned-off under the control of the gate voltage in the same manner as the enhancement mode EPAD MOSFET and the same device equations apply. EPAD MOSFETs are ideal for minimum offset voltage and differential thermal response, and they are used for switching and amplifying applications in low voltage (V to V or +/-.V to +/-V) or ultra low voltage (less than V or +/-.V) systems. They feature low input bias current (less than pa max.), ultra low power (microwatt) or Nanopower (power measured in nanowatt) operation, low input capacitance and fast switching speed. These devices can be used where a combination of these characteristics are desired. KEY APPLICATION ENVIRONMENT EPAD MOSFET Array products are for circuit applications in one or more of the following operating environments: * Low voltage: V to V or +/-.V to +/-V * Ultra low voltage: less than V or +/-.V * Low power: voltage x current = power measured in microwatt * Nanopower: voltage x current = power measured in nanowatt * Precision matching and tracking of two or more MOSFETs PIN CONFIGURATIONS G N D N QUAD V - V - M M S V + V - V - D N M M G N 7 V - V - 9 G N D N S SCL, PCL PACKAGES DUAL V- V- 7 M M V- G N D N V + S D N G N G N D N SAL, PAL PACKAGES *IC pins are internally connected, connect to V- V- Advanced Linear Devices, Inc., Vers.. www.aldinc.com of

ELECTRICAL CHARACTERISTICS The turn-on and turn-off electrical characteristics of the EPAD OSFET products are shown in the Drain-Source On Current vs Drain-Source On Voltage and Drain-Source On Current vs Gate- Source Voltage graphs. Each graph show the Drain-Source On Current versus Drain-Source On Voltage characteristics as a function of Gate-Source voltage in a different operating region under different bias conditions. As the threshold voltage is tightly specified, the Drain-Source On Current at a given gate input voltage is better controlled and more predictable when compared to many other types of MOSFETs. EPAD MOSFETs behave similarly to a standard MOSFET, therefore classic equations for a n-channel MOSFET applies to EPAD MOSFET as well. The Drain current in the linear region (V DS < V GS - V GS(th) ) is given by: where: PERFORMANCE CHARACTERISTICS OF EPAD PRECISION MATCHED PAIR MOSFET FAMILY I DS = u. C OX. W/L. [V GS - V GS(th) - V DS /]. V DS u = Mobility C OX = Capacitance / unit area of Gate electrode V GS = Gate to Source voltage V GS(th) = Turn-on threshold voltage V DS = Drain to Source voltage W = Channel width L = Channel length In this region of operation the I DS value is proportional to V DS value and the device can be used as a gate-voltage controlled resistor. For higher values of V DS where V DS >= V GS - V GS(th), the saturation current I DS is now given by (approx.): I DS = u. C OX. W/L. [V GS - V GS(th) ] SUB-THRESHOLD REGION OF OPERATION Low voltage systems, namely those operating at V,.V or less, typically require MOSFETs that have threshold voltage of V or less. The threshold, or turn-on, voltage of the MOSFET is a voltage below which the MOSFET conduction channel rapidly turns off. For analog designs, this threshold voltage directly affects the operating signal voltage range and the operating bias current levels. At or below threshold voltage, an EPAD MOSFET exhibits a turnoff characteristic in an operating region called the subthreshold region. This is when the EPAD MOSFET conduction channel rapidly turns off as a function of decreasing applied gate voltage. The conduction channel induced by the gate voltage on the gate electrode decreases exponentially and causes the drain current to decrease exponentially. However, the conduction channel does not shut off abruptly with decreasing gate voltage. Rather, it decreases at a fixed rate of approximately mv per decade of drain current decrease. Thus, if the threshold voltage is +.V, for example, the drain current is µa at V GS = +.V. At V GS = +.9V, the drain current would decrease to.µa. Extrapolating from this, the drain current is.µa (na) at V GS = -.V, na at V GS = -.V, and so forth. This subthreshold characteristic extends all the way down to current levels below na and is limited by other currents such as junction leakage currents. At a drain current to be declared zero current by the user, the V GS voltage at that zero current can now be estimated. Note that using the above example, with V GS(th) = +.V, the drain current still hovers around na when the gate is at zero volts, or ground. LOW POWER AND NANOPOWER When supply voltages decrease, the power consumption of a given load resistor decreases as the square of the supply voltage. So one of the benefits in reducing supply voltage is to reduce power consumption. While decreasing power supply voltages and power consumption go hand-in-hand with decreasing useful AC bandwidth and at the same time increases noise effects in the circuit, a circuit designer can make the necessary tradeoffs and adjustments in any given circuit design and bias the circuit accordingly. With EPAD MOSFETs, a circuit that performs a specific function can be designed so that power consumption can be minimized. In some cases, these circuits operate in low power mode where the power consumed is measure in micro-watts. In other cases, power dissipation can be reduced to the nano-watt region and still provide a useful and controlled circuit function operation. ZERO TEMPERATURE COEFFICIENT (ZTC) OPERATION For an EPAD MOSFET in this product family, there exist operating points where the various factors that cause the current to increase as a function of temperature balance out those that cause the current to decrease, thereby canceling each other, and resulting in net temperature coefficient of near zero. One of this temperature stable operating point is obtained by a ZTC voltage bias condition, which is.v above a threshold voltage when V GS = V DS, resulting in a temperature stable current level of about µa. For other ZTC operating points, see ZTC characteristics. PERFORMANCE CHARACTERISTICS Performance characteristics of the EPAD MOSFET product family are shown in the following graphs. In general, the threshold voltage shift for each member of the product family causes other affected electrical characteristics to shift with an equivalent linear shift in V GS(th) bias voltage. This linear shift in V GS causes the subthreshold I-V curves to shift linearly as well. Accordingly, the subthreshold operating current can be determined by calculating the gate voltage drop relative from its threshold voltage, V GS(th). R DS(ON) AT V GS = GROUND Several of the EPAD MOSFETs produce a fixed resistance when their gate is grounded. For ALD, the drain current is µa at V DS =.V and V GS =.V. Thus, just by grounding the gate of the ALD, a resistor with R DS(ON) = ~KΩ is produced. When an ALD gate is grounded, the drain current I DS =.µa @ V DS =.V, producing R DS(ON) =.KΩ. Similarly, ALD and ALD produce drain currents of 77µA and µa, respectively, at V GS =.V, and R DS(ON) values of.kω and Ω, respectively. MATCHING CHARACTERISTICS A key benefit of using matched-pair EPAD MOSFET is to maintain temperature tracking. In general, for EPAD MOSFET matched pair devices, one device of the matched pair has gate leakage currents, junction temperature effects, and drain current temperature coefficient as a function of bias voltage that cancel out similar effects of the other device, resulting in a temperature stable circuit. As mentioned earlier, this temperature stability can be further enhanced by biasing the matched-pairs at Zero Tempco (ZTC) point, even though that could require special circuit configuration and power consumption design consideration. ALDxx/ALD9xx/ALDxx/ALD9xx Advanced Linear Devices of PERFORMANCE CHARACTERISTICS, Vers..

TYPICAL PERFORMANCE CHARACTERISTICS OUTPUT CHARACTERISTICS T A = + C VGS - VGS(th) = +V VGS - VGS(th) = +V VGS - VGS(th) = +V VGS - VGS(th) = +V VGS - VGS(th) = +V (Ω) vs. T A = + C VGS = VGS(th) + V VGS = VGS(th) + V DRAIN-SOURCE ON VOLTAGE (µa) FORWARD TRANSFER CHARACTERISTICS T A = + C V DS = +V V GS(th) = -.V V GS(th) =.V V GS(th) = +.V V GS(th) = -.V V GS(th) = -.V V GS(th) = +.V V GS(th) = +.V TRANSCONDUCTANCE (ma/v)..... TRANSCONDUCTANCE vs. AMBIENT TEMPERATURE - - - - 7 (na).. SUBTHRESHOLD FORWARD TRANSFER CHARACTERISTICS - V GS(th) = -.V - T A = + C V DS = +.V - V GS(th) = -.V V GS(th) = -.V - V GS(th) =.V V GS(th) = +.V V GS(th) = +.V V GS(th) = +.V (na).. SUBTHRESHOLD FORWARD TRANSFER CHARACTERISTICS V DS = +.V Slope = ~ mv/decade V GS(th) -. V GS(th) -. V GS(th) -. V GS(th) -. V GS(th) -. V GS(th) ALDxx/ALD9xx/ALDxx/ALD9xx Advanced Linear Devices of PERFORMANCE CHARACTERISTICS, Vers..

TYPICAL PERFORMANCE CHARACTERISTICS (cont.), BIAS CURRENT vs. AMBIENT TEMPERATURE - C - C C +7 C + C (µa), BIAS CURRENT vs. AMBIENT TEMPERATURE Zero Temperature Coefficient (ZTC) + C - C VGS(th)- VGS(th) VGS(th)+ VGS(th)+ VGS(th)+ VGS(th)+ V GS(th) V GS(th) +. V GS(th) +. V GS(th) +. V GS(th) +. V GS(th) +. GATE- AND DRAIN-SOURCE VOLTAGE (V GS = V DS ) GATE- AND DRAIN-SOURCE VOLTAGE (V GS = V DS ) (µa).. vs. T A = + C V GS = -.V to +.V VDS = +.V VDS = +V VDS = +V. VDS = +V (KΩ) V GS(th) + V GS(th) + V GS(th) + V GS(th) + V GS(th) V GS(th) - GATE-SOURCE VOLTAGE vs. V DS = R ON I DS(ON) D VGS S VDS IDS(ON) VDS = +.V TA = + C VDS = +.V TA = + C VDS = +V TA = + C VDS = +V TA = + C. (µa) vs. OUTPUT VOLTAGE OFFSET VOLTAGE vs. AMBIENT TEMPERATURE T A = + C VDS = +V VDS = +V VDS = +V OFFSET VOLTAGE (mv) - - - - REPRESENTATIVE UNITS V GS(th) V GS(th) + V GS(th) + V GS(th) + V GS(th) + V GS(th) + - - 7 OUTPUT VOLTAGE ALDxx/ALD9xx/ALDxx/ALD9xx Advanced Linear Devices of PERFORMANCE CHARACTERISTICS, Vers..

TYPICAL PERFORMANCE CHARACTERISTICS (cont.) GATE LEAKAGE CURRENT vs. AMBIENT TEMPERATURE GATE SOURCE VOLTAGE vs. GATE LEAKAGE CURRENT (pa). IGSS. - - 7 VGS(th)+ VGS(th)+ VGS(th)+ VGS(th)+ VGS(th) + C + C.V V DS.V VGS D S VDS IDS(ON) (KΩ) DRAIN-GATE DIODE CONNECTED VOLTAGE TEMPCO (mv/ C) DRAIN-GATE DIODE CONNECTED VOLTAGE TEMPCO vs.. -. - - C T A + C (µa) TRANSCONDUCTANCE (mω - )..... TRANSFER CHARACTERISTICS T A = + C V DS = +V V GS(th) = -.V - - V GS(th) = -.V V GS(th) = -.V V GS(th) =.V V GS(th) = +.V V GS(th) = +.V V GS(th) = +.V ZERO TEMPERATURE COEFFICIENT CHARACTERISTICS SUBTHRESHOLD CHARACTERISTICS GATE-SOURCE VOLTAGE...... V GS(th) = -.V V GS(th) = -.V, -.V,.V, +.V, +.V, +.V.... DRAIN-SOURCE ON VOLTAGE. GATE-SOURCE VOLTAGE..... VGS(th) = +.V TA = + C VGS(th) = +.V TA = + C. VGS(th) = +.V TA = + C VGS(th) = +.V -. TA = + C. (na) ALDxx/ALD9xx/ALDxx/ALD9xx Advanced Linear Devices of PERFORMANCE CHARACTERISTICS, Vers..

TYPICAL PERFORMANCE CHARACTERISTICS (cont.) TARNCONDUCTANCE (mω - )..9... TRANCONDUCTANCE vs. T A = + C V DS = +V THRESHOLD VOTAGE..... V t =.V THRESHOLD VOLTAGE vs. AMBIENT TEMPERATURE I DS = +µa V DS = +.V V t = +.V V t = +.V V t = +.V V t = +.V - - 7. NORMALIZED SUBTHRESHOLD CHARACTERISTICS RELATIVE TO GATE THRESHOLD VOLTAGE. SUBTHRESHOLD FORWARD TRANSFER CHARACTERISTICS GATE-SOURCE VOLTAGE VGS - VGS(th).. -. -. -. + C V DS = +.V + C THRESHOLD VOLTAGE.. -. -. -. I DS = +µa V DS = +.V VGS(th) =.V VGS(th) = -.V VGS(th) = -.V VGS(th) = -.V -.. (na) -. - 7 ALDxx/ALD9xx/ALDxx/ALD9xx Advanced Linear Devices of PERFORMANCE CHARACTERISTICS, Vers..