Introduction to Trigger and Data Acquisition

Similar documents
Data acquisition and Trigger (with emphasis on LHC)

Data acquisition and Trigger (with emphasis on LHC)

Monika Wielers Rutherford Appleton Laboratory

Trigger and Data Acquisition Systems. Monika Wielers RAL. Lecture 3. Trigger. Trigger, Nov 2,

LHC Experiments - Trigger, Data-taking and Computing

Trigger and Data Acquisition at the Large Hadron Collider

Electronics, trigger and physics for LHC experiments

Overview of the ATLAS Trigger/DAQ System

The LHC Situation. Contents. Chris Bee. First collisions: July 2005! Centre de Physique des Particules de Marseille, France,

Trigger and data acquisition

TRIGGER & DATA ACQUISITION. Nick Ellis PH Department, CERN, Geneva

Trigger and DAQ at the LHC. (Part II)

Trigger and Data Acquisition (DAQ)

First-level trigger systems at LHC. Nick Ellis EP Division, CERN, Geneva

Data Acquisition System for the Angra Project

Data acquisi*on and Trigger - Trigger -

DAQ & Electronics for the CW Beam at Jefferson Lab

LHCb Trigger & DAQ Design technology and performance. Mika Vesterinen ECFA High Luminosity LHC Experiments Workshop 8/10/2016

GPU-accelerated track reconstruction in the ALICE High Level Trigger

Study of the ALICE Time of Flight Readout System - AFRO

Beam Condition Monitors and a Luminometer Based on Diamond Sensors

The Compact Muon Solenoid Experiment. Conference Report. Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland

ATLAS Phase-II trigger upgrade

Operation and Performance of the ATLAS Level-1 Calorimeter and Level-1 Topological Triggers in Run 2 at the LHC

Field Programmable Gate Array (FPGA) for the Liquid Argon calorimeter back-end electronics in ATLAS

A NOVEL FPGA-BASED DIGITAL APPROACH TO NEUTRON/ -RAY PULSE ACQUISITION AND DISCRIMINATION IN SCINTILLATORS

The Run-2 ATLAS. ATLAS Trigger System: Design, Performance and Plans

The ATLAS Trigger in Run 2: Design, Menu, and Performance

Trigger Overview. Wesley Smith, U. Wisconsin CMS Trigger Project Manager. DOE/NSF Review April 12, 2000

Firmware development and testing of the ATLAS IBL Read-Out Driver card

Upgrade of the ATLAS Thin Gap Chamber Electronics for HL-LHC. Yasuyuki Horii, Nagoya University, on Behalf of the ATLAS Muon Collaboration

First-level trigger systems at LHC

Signal Reconstruction of the ATLAS Hadronic Tile Calorimeter: implementation and performance

Triggers For LHC Physics

The detector read-out in ALICE during Run 3 and 4

The CMS Muon Trigger

Opera&on of the Upgraded ATLAS Level- 1 Central Trigger System

How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications

The LHCb trigger system

Layout and prototyping of the new ATLAS Inner Tracker for the High Luminosity LHC

The Commissioning of the ATLAS Pixel Detector

Mitigating high energy anomalous signals in the CMS barrel Electromagnetic Calorimeter

The Liquid Argon Jet Trigger of the H1 Experiment at HERA. 1 Abstract. 2 Introduction. 3 Jet Trigger Algorithm

Performance of the ATLAS Muon Trigger in Run I and Upgrades for Run II

Traditional analog QDC chain and Digital Pulse Processing [1]

Phase 1 upgrade of the CMS pixel detector

ATLAS ITk and new pixel sensors technologies

The LHCb trigger system: performance and outlook

ATLAS Muon Trigger and Readout Considerations. Yasuyuki Horii Nagoya University on Behalf of the ATLAS Muon Collaboration

PoS(ICPAQGP2015)098. Common Readout System in ALICE. Mitra Jubin, Khan Shuaib Ahmad

Throttling: Infrastructure, Dead Time, Monitoring. Beat Jost Cern EP

Installation, Commissioning and Performance of the CMS Electromagnetic Calorimeter (ECAL) Electronics

Design of a Trigger and Data Acquisition System for a Detector at PEP II *

Development of Telescope Readout System based on FELIX for Testbeam Experiments

Hardware Trigger Processor for the MDT System

The CMS Silicon Strip Tracker and its Electronic Readout

SalSA Readout: An update on architectures. Gary S. Varner Univ. of Hawaii May 2005

Design of the Front-End Readout Electronics for ATLAS Tile Calorimeter at the slhc

TIMING, TRIGGER AND CONTROL INTERFACE MODULE FOR ATLAS SCT READ OUT ELECTRONICS

L1 Track Finding For a TiME Multiplexed Trigger

arxiv: v2 [physics.ins-det] 13 Oct 2015

Detection of Radio Pulses from Air Showers with LOPES

Hardware Trigger Processor for the MDT System

Upgrade of the CMS Tracker for the High Luminosity LHC

LHCb Preshower(PS) and Scintillating Pad Detector (SPD): commissioning, calibration, and monitoring

M.Pernicka Vienna. I would like to raise several issues:

GRETINA. Electronics. Auxiliary Detector Workshop. Sergio Zimmermann LBNL. Auxiliary Detectors Workshop. January 28, 2006

SPADIC 1.0. Tim Armbruster. FEE/DAQ Workshop Mannheim. January Visit

Status of the LHCb Experiment

Level-1 Calorimeter Trigger Calibration

FTMS Booster X1 High-performance data acquisition system for FT-ICR MS

The design and performance of the ATLAS jet trigger

An FPGA-Based Back End for Real Time, Multi-Beam Transient Searches Over a Wide Dispersion Measure Range

Real-time flavour tagging selection in ATLAS. Lidija Živković, Insttut of Physics, Belgrade

Development and Test of a Demonstrator for a First-Level Muon Trigger based on the Precision Drift Tube Chambers for ATLAS at HL-LHC

Commissioning Status and Results of ATLAS Level1 Endcap Muon Trigger System. Yasuyuki Okumura. Nagoya TWEPP 2008

CMS SLHC Tracker Upgrade: Selected Thoughts, Challenges and Strategies

Diamond sensors as beam conditions monitors in CMS and LHC

The Muon Pretrigger System of the HERA-B Experiment

Real-time use of GPUs in High-Energy Physics experiments

EPJ C direct. The ATLAS trigger system. 1 Introduction. 2 The ATLAS experiment. electronic only. R. Hauser, on behalf of the ATLAS collaboration

Development of a 256-channel Time-of-flight Electronics System For Neutron Beam Profiling

ATLAS Tracker and Pixel Operational Experience

Analog Peak Detector and Derandomizer

2008 JINST 3 S Implementation The Coincidence Chip (CC) Figure 8.2: Schematic overview of the Coincindence Chip (CC).

Development of utca Hardware for BAM system at FLASH and XFEL

Highly Segmented Detector Arrays for. Studying Resonant Decay of Unstable Nuclei. Outline

Streaming Readout for EIC Experiments

Operational Experience with the ATLAS Pixel Detector

HF Upgrade Studies: Characterization of Photo-Multiplier Tubes

Development of a Highly Selective First-Level Muon Trigger for ATLAS at HL-LHC Exploiting Precision Muon Drift-Tube Data

The Trigger System of the MEG Experiment

Contents. Why waveform? Waveform digitizer : Domino Ring Sampler CEX Beam test autumn 04. Summary

Micromegas calorimetry R&D

MuLan Experiment Progress Report

Data Acquisition. NHMFL Summer School 2015 Scott Hannahs

The LHCb Upgrade BEACH Simon Akar on behalf of the LHCb collaboration

The CMS electromagnetic calorimeter barrel upgrade for High-Luminosity LHC

Towards an ADC for the Liquid Argon Electronics Upgrade

What do the experiments want?

Transcription:

Introduction to Trigger and Data Acquisition Monika Wielers Rutherford Appleton Laboratory DAQ intro, Oct 20, 2015 1

What is it about... How to get from to DAQ intro, Oct 20, 2015 2

Or Main role of Trigger & DAQ: Process the signals generated in the detectors Select the interesting events and reject the boring ones Save interesting ones on mass storage for physics analysis Heartbeat of the experiment! DAQ intro, Oct 20, 2015 3

DAQ Abbreviation for Data Acquisition System Wikipedia: Process of sampling signals that measure real world physical conditions and converting the resulting samples into digital numeric values that can be manipulated by a computer. In HEP it consists mainly of electronics, computer science, networking and quite some physics Tasks Gathers the data produced by the detectors (Readout) Forms complete events (Event Building) Possibly feeds (several) levels of deciding to keep the collision (called typically event in the following) Stores event data (Data logging) Provides control, configuration and monitoring facilities DAQ intro, Oct 20, 2015 4

Trigger That s one But that s not what we want to discuss here Trigger = in general something which tells you when is the right moment to take your data Trigger = process to very rapidly decide if you want to keep the data if you can t keep all of them. The decision is based on some simple criteria This can happen in several stages, if needed Note, DAQ and Trigger often are not two separate issues, but are interwoven DAQ intro, Oct 20, 2015 5

Goals of this lecture Understand how data acquisition is devised Start with simple example and then get more complex Introduce the terms you will hear when you hear about data acquisition in a HEP experiment All this might be a bit technical but might help you later during your Ph.D. and it is actually also quite some fun! DAQ intro, Oct 20, 2015 6

Trivial DAQ (periodic trigger) Measure temperature at a fixed frequency ADC performs analog to digital conversion (digitisation) Our frontend electronics CPU does readout and processing DAQ intro, Oct 20, 2015 7

Trivial DAQ (periodic trigger) Measure temperature at a fixed frequency The system is clearly limited by the time to process a measurement (or event) Example =1ms to ADC conversion +CPU processing +Storage Sustain maximal ~1/1ms=1kHz periodic trigger rate DAQ intro, Oct 20, 2015 8

Trivial DAQ with a trigger Example: measure decay properties Our events are asynchronous and unpredictable Need a physics trigger Delay compensates for the trigger latency DAQ intro, Oct 20, 2015 9

Trivial DAQ with a trigger input Discriminator output Example: measure decay properties Our events are asynchronous and unpredictable Need a physics trigger Discriminator: generate an output signal only if amplitude of input pulse is greater than a certain threshold DAQ intro, Oct 20, 2015 10

Trivial DAQ with a trigger f=1khz λ=1/f = 1ms Example: measure decay properties Stochastic process Need a physics trigger Probability of time (in ms) between events for average decay rate of f=1khz λ=1ms What if a trigger is created when the system is busy? DAQ intro, Oct 20, 2015 11

Trivial DAQ with a trigger q f=1khz λ=1/r = 1ms Busy logic avoids triggers while processing Which (average) DAQ rate can we achieve now? o Reminder: =1ms was sufficient to run at 1kHz with a clock trigger DAQ intro, Oct 20, 2015 12

Deadtime and Efficiency Definitions Average rate of physics phenomenon (input): f Process rate: λ=1/f Average rates of DAQ (output): Deadtime: Time the system requires to process an event, without being able to handle other triggers Probability that DAQ is busy: P[busy] = Probability that DAQ is free: P[free] = 1 - Therefore n =. f P[free] Þ n = f (1-n t ) Þ n = Efficiency: e = N saved N tot = 1 1+ f t <100% f 1+ f t < f DAQ intro, Oct 20, 2015 13

Deadtime and Efficiency Due to stochastic fluctuations DAQ rate < physics rate Efficiency always < 100% In our example: f =1kHz, =1ms = 1kHz / (1 + 1kHz 1ms) = 500Hz = 1 / (1 + 1kHz 1ms) = 50% f n = 1+ ft < f 1 e = 1+ ft <1 DAQ intro, Oct 20, 2015 14

Deadtime and Efficiency Due to stochastic fluctuations DAQ rate < physics rate Efficiency always < 100% In our example: f =1kHz, =1ms = 1kHz / (1 + 1kHz 1ms) = 500Hz = 1 / (1 + 1kHz 1ms) = 50% To have higher efficiency f <<1 e.g. f =1kHz, >99% = 1/f (1/ - 1) = 0.1 ms 1/ >10kHz f n = 1+ ft < f 1 e = 1+ ft <1 DAQ intro, Oct 20, 2015 15

Deadtime and Efficiency Due to stochastic fluctuations DAQ rate < physics rate Efficiency always < 100% In our example: f =1kHz, =1ms = 1kHz / (1 + 1kHz 1ms) = 500Hz = 1 / (1 + 1kHz 1ms) = 50% To have higher efficiency f <<1 e.g. f =1kHz, >99% = 1/f (1/ - 1) = 0.1 ms 1/ >10kHz f n = 1+ ft < f 1 e = 1+ ft <1 In order to cope with the input signal fluctuations, we would need to overdesign our DAQ system by a factor 10. hmmmm DAQ intro, Oct 20, 2015 16

Trivial DAQ with Derandomisation f=1 khz λ = 1ms Buffers are introduced which hold temporarily the data. They decouple the data production from the data processing Better performance DAQ intro, Oct 20, 2015 17

Trivial DAQ with Derandomisation f=1 khz λ = 1ms First In First Out Buffer area organized as a queue Depth: number of cells Implemented in HW and SW FIFO absorbs and smoothes the input fluctuations, providing a ~steady (derandomized) output rate introduces an additional latency on the data path DAQ intro, Oct 20, 2015 18

De-randomization: queuing theory Efficiency vs traffic intensity ( depths > 1, the system is overloaded << 1, the output is over-designed ) for different queue ~ 1, using a queue, high efficiency can be obtained with moderate depth Analytic calculation possible for very simple systems only DAQ intro, Oct 20, 2015 19 Otherwise Monte Carlo simulation is required

Trivial DAQ with Derandomisation R=1 khz = 1ms Almost 100% efficiency and minimal deadtime if ADC is able to operate at rate >>R Data processing and storing operates at ~R Minimises the amount of unnecessary fast components Could the delay be replaced with a FIFO? Analog pipelines Heavily used in HEP DAQs DAQ intro, Oct 20, 2015 20

Let s have a closer look at DAQ at a collider DAQ intro, Oct 20, 2015 21

DAQ: Collider mode Particle collisions are synchronous Trigger rejects uninteresting events Even if collisions are synchronous, the triggers (interesting events) are unpredictable Derandomisation is still needed No trigger deadtime if trigger latency below time between two beam crossings DAQ intro, Oct 20, 2015 22

Multi-Level Trigger For complicated triggers latency can be long if trig > BX, deadtime>50% Split trigger in several levels with increasing complexity and latency All levels can reject events with L1 < BX, trigger deadtime only L1 L2 DAQ intro, Oct 20, 2015 23

Multi-Level Trigger For optimal data reduction can add trigger level between readout and storage (High-level trigger) Has access to some/all processed data DAQ intro, Oct 20, 2015 24

Scaling up DAQ intro, Oct 20, 2015 25

A bit more complicated. The increased number of channels require hierarchical structure with well defined interfaces between components DAQ intro, Oct 20, 2015 26

A bit more complicated. The increased number of channels require hierarchical structure with well defined interfaces between components DAQ intro, Oct 20, 2015 27

A bit more complicated. The increased number of channels require hierarchical structure with well defined interfaces between components DAQ intro, Oct 20, 2015 28

A bit more complicated. The increased number of channels require hierarchical structure with well defined interfaces between components DAQ intro, Oct 20, 2015 29

A bit more complicated. The increased number of channels require hierarchical structure with well defined interfaces between components DAQ intro, Oct 20, 2015 30

A bit more complicated. Buffering usually needed at all levels DAQ intro, Oct 20, 2015 31

Read-out Topology Reading out = building events out of many detector channels We define building blocks Example: readout crates, event building nodes, Crate: many modules put in a common chassis which provides Mechanical support Power A standardised way to access the data Provides signal and protocol standard for communication All this is provided by standards for (readout) electronics such as NIM or VME (IEEE 1014) 19 VME Board Plugs into Backplane 7U Backplane Connectors (for power and data) DAQ intro, Oct 20, 2015 32

Read-out Topology How to organize the interconnections inside the building blocks and between building blocks? Two main classes: bus or network Both of them are very generic concepts DAQ intro, Oct 20, 2015 33

Bus A bus connects two or more devices and allows them to communicate Bus group of electrical lines Examples: VME, PCI, SCSI, Parallel ATA, The bus is shared between all devices on the bus arbitration is required Devices can be masters or slaves (some can be both) Devices can be uniquely identified ("addressed") on the bus Slave Master Device 1 Device 2 Device 3 Device 4 Data Lines Select Line DAQ intro, Oct 20, 2015 34

Bus Relatively simple to implement Constant number of lines Each device implements the same interface Easy to add new devices Scalability issues Number of devices and physical bus-length is limited Each new active device slows everybody down as bus bandwidth* shared among all the devices Maximum bus size (bus width) is limited (128 bit for PC-system bus) Determines how much data can be transmitted at one time Maximum bus frequency (number of elementary operations per second) is inversely proportional to the bus length Typical buses have a lot of control, data and address lines (e.g. SCSI cable (Small Computer System Interface) Buses are typically useful for systems < 1 GB/s Bandwidth = amount of data transferred / per unit of time (measured in Bytes/h) DAQ intro, Oct 20, 2015 35

Bus: another limitation DAQ intro, Oct 20, 2015 36

Network based DAQ In large (HEP) experiments we typically have thousands of devices to read, which are sometimes very far from each other buses can not do that Network technology solves the scalability issues of buses Examples: Ethernet, Telephone, Infiniband, Devices are equal ("peers") They communicate directly with each other by sending messages No arbitration necessary Bandwidth guaranteed Data and control use the same path Much fewer lines (e.g. in traditional Ethernet only two) On an network a device is identified by a network address Eg: phone-number, MAC address At the signaling level buses tend to use parallel copper lines. Network technologies can be also optical or wireless DAQ intro, Oct 20, 2015 37

Switched Networks Modern networks are switched with point-to-point links Each node is connected either to another node or to a switch Switches can be connected to other switches A path from one node to another leads through 1 or more switches Switches move messages between sources and destinations Find the right path Handle congestion (two messages with the same destination at the same time) 2 3 1 4 5 Example While 2 can send data to 1 and 4, 3 can send at full speed to 5 2 can distribute the bandwidth between 1 and 4 as needed DAQ intro, Oct 20, 2015 38

Switched Network Challenge Find the right path Handle congestion (two messages with the same destination at the same time) DAQ intro, Oct 20, 2015 39

DAQ challenges at LHC Challenge 1 Physics Rejection power Requirements for TDAQ driven by rejection power required for the search of rare events Challenge 2 Accelerator Bunch crossing frequency Highest luminosity needed for the production of rare events in wide mass range Challenge 3 Detector Size and data volume Unprecedented data volumes from huge and complex detectors DAQ and Trigger, Oct 20, 2015 40

Challenge 1: Physics Cross sections for most processes at the LHC span 10 orders of magnitude LHC is a factory for almost everything: t, b, W, Z But: some signatures have small branching ratios (e.g. H, BR 10-3 ) Process Production Rate 10 34 cm -2 s -1 inelastic ~1 GHz bbbar 5 MHz W l 150 Hz Z l 15 Hz ttbar 10 Hz Z 0.5 Hz H(125) SM 0.4 Hz L=10 34 cm -2 s -1 : Collision rate: ~10 9 Hz. event selection: ~1/10 13 or 10-4 Hz! DAQ and Trigger, Oct 20, 2015 41

Challenge 1: Physics Requirements for TDAQ driven by the search for rare events within the overwhelming amount of uninteresting collisions Main physics aim Measure Higgs properties Searches for new particles beyond the Standard Model Susy, extra-dimensions, new gauge bosons, black holes etc. Plus many interesting Standard Model studies to be done All of this must fit in ~500-1000 Hz of data written out to storage Not trivial, W lν: 150 Hz @ 10 34 cm -2 s -1 Good physics can become your enemy! black DAQ and Trigger, Oct 20, 2015 42

Challenge 2: Accelerator Unlike e + e - colliders, proton colliders are more messy due to proton remnants Multiple collisions per bunch crossing At L=10 34 cm -2 s -1 expect ~25-50 overlapping p-p interactions on top of each collision (pile-up) in Run 2 (had up to 30 in Run 1) >1000 particles seen in the detector! no pile-up 20 pile-up events DAQ and Trigger, Oct 20, 2015 43

Challenge 3: Detector Besides being huge: number of channels are O(10 6-10 8 ) at LHC, event sizes ~1 MB for pp collisions, 50 MB for pb-pb collisions in Alice Need huge number of connections Some detectors need > 25ns to readout their channels and integrate more than one bunch crossing's worth of information (e.g. ATLAS LArg readout takes ~400ns) It's On-Line (cannot go back and recover events) Need to monitor selection - need very good control over all conditions DAQ and Trigger, Oct 20, 2015 44

Let s build a Trigger and DAQ for this What do we need? DAQ and Trigger, Oct 20, 2015 45

Let s build a Trigger and DAQ for this What do we need? Electronic readout of the sensors of the detectors ( front-end electronics ) A system to collect the selected data ( DAQ ) DAQ and Trigger, Oct 20, 2015 46

Let s build a Trigger and DAQ for this What else do we need? A system to keep all those things in sync ( clock ) Data belonging to the same bunch crossing must be processed together Particle time of flight, cable delays, electronic delays all contritute DAQ and Trigger, Oct 20, 2015 47

Let s build a Trigger and DAQ for this What do we need? Electronic readout of the sensors of the detectors ( front-end electronics ) A system to collect the selected data ( DAQ ) A system to keep all those things in sync ( clock ) A trigger multi-level due to complexity DAQ and Trigger, Oct 20, 2015 48

Let s build a Trigger and DAQ for this What do we need? Electronic readout of the sensors of the detectors ( front-end electronics ) A system to collect the selected data ( DAQ ) A system to keep all those things in sync ( clock ) A trigger multi-level due to complexity A Control System to configure, control and monitor the entire DAQ DAQ and Trigger, Oct 20, 2015 49

Multi-level trigger system Sometime impossible to take a proper decision in a single place too long decision time too far too many inputs Distribute the decision burden in a hierarchical structure Usually τ N+1 >> τ N, f N+1 << f N At the DAQ level, proper buffering must be provided for every trigger level absorb latency De-randomize DAQ and Trigger, Oct 20, 2015 50

LHC DAQ phase-space When LHC experiments were designed back in the 90 Raw data storage capped at ~ 1 PB / year per experiment DAQ and Trigger, Oct 20, 2015 51

The ATLAS Trigger/DAQ System Overall Trigger & DAQ architecture: 3 trigger levels Level-1: 2.5 μs latency 100 khz DAQ/HLT HLT: run L2 and EF in one farm Average output rate: 600 Hz, up 1kHz at peak luminosity Processing time: 0.2s on average Average event size 1.5-2 MB DAQ and Trigger, Oct 20, 2015 52

The ATLAS Special Features On-demand event building seeded by Region of Interests No need to analyse the whole event in HLT, just look at regions flagged at L1 (e.g. regions with e/γ, μ, τ, jet candidates On average look only at ~5% of the data L2 and EF run on same CPU within one farm (new in 2015) Provides efficient coupling between subsequent selection steps, reducing duplication of CPU usage and network transfer Allows flexible combination of fast and detailed processing DAQ and Trigger, Oct 20, 2015 53

The CMS Trigger/DAQ System Overall Trigger & DAQ architechture: 2 trigger levels DAQ & HLT decoupled via intermediate shared temp. storage Level-1: 3.2 μs latency 100 khz output DAQ/HLT Event building at full L1 rate Average output rate: ~1 khz Average event size 1.5 Mb Max. Average CPU time: ~160 ms/event 54

The CMS Special Features 2 stage event building! 1st stage: Combine fragments into superfragment in RU (Reodout Unit) builder Event building in builder units which then write events to transient files on RAM disk 2nd stage: serve complete events to trigger farm. DAQ and HLT decoupled via intermediate shared temporary storage (new in 2015) Detector front-end Front-End Readout Optical Link Data Concentrator switches Readout Units Event Builder switch Builder Units Filter Units (HLT) DAQ and Trigger, Oct 20, 2015 55

The LHCb Trigger/DAQ System Overall Trigger & DAQ architechture: 3 trigger levels Level-0: 4 μs latency 1 MHz output DAQ/HLT L1: look displaced high p T tracks, output 100-200 khz L2: full event reconstruction Average output rate: 10 khz, Average event size 70 kb DAQ and Trigger, Oct 20, 2015 56

The LHCb Special Features HLT decoupled from data flow via local temporary storage! Using periods without beam boost CPU usage by 200 % DAQ and Trigger, Oct 20, 2015 57

The ALICE Trigger/DAQ System Alice has different constraints Low rate: max 8 khz pb+pb Very large events: > 40MB Slow detector (TPC ~ 100 μs) Overall Trigger & DAQ architecture: 4 trigger levels 3 hardware-based trigger, 1 software-based: L0 L2: 1.2, 6.5, 88 μs latency L3: further rejection and data compression DAQ and Trigger, Oct 20, 2015 58

The Alice Special Features Deal with huge events 3 hardware level triggers Heavy utilisation of hardware acceleration: FPGA + GPU Use of data compression in trigger DAQ and Trigger, Oct 20, 2015 59

Summary The principle of a simple data acquisition system Introduction to some basic elements: trigger, derandomiser, FIFO, busy logic How data is transported Bus versus network Challenge to design efficient trigger/daq for LHC Very large collision rates (up to 40 MHz) Very large data volumes (tens of MBytes per collision) Very large rejection factors needed (>10 5 ) Showed data acquisition used in LHC experiments Now everyone has upgraded their infrastructure for 2015 DAQ intro, Dec 4, 2014 60

In case of time DAQ intro, Oct 20, 2015 61

Current biggest TDAQ systems used at CERN Circumference: 27 km ~ 100m below ground CMS energy 13 TeV since 2015 p p DAQ intro, Oct 20, 2015 62 62

A Few LHC Facts DAQ intro, Oct 20, 2015 63

Luminosity Definition of luminosity Number of collisions that can be produced per cm 2 and per second. R = dn/dt = L σ p DAQ intro, Oct 20, 2015 64

Colliders bunch crossing frequencies 25 ns defines an overall time constant for signal integration, DAQ and trigger. DAQ intro, Oct 20, 2015 65

Principle of multi-purpose detector Detectors built around collision point Several layers of different detectors Separate particle types Measure their energies and direction DAQ intro, Oct 20, 2015 66

The LHC Experiments ATLAS CMS LHCb ALICE Study of pp and heavy ion collisions Length: 40m, height: 22m, weight: 7000t 10 8 readout channels, event size: 1.5MB Study of pp and heavy ion collisions Length: 21m, height: 15m, weight: 12500t 10 7 readout channels, event size 1MB Study of CP violation in B decays Length: 21m, height: 10m, weight: 5600t 10 6 readout channels, event size: 35kB Study of heavy ion collisions Length: 21m, height: 16m, weight: 10000t 10 6 readout channels, event size: 50MB DAQ intro, Oct 20, 2015 67

DAQ deadtime and efficiency If we want to obtain ~ f (ε~100%) f <<1 <<1/ f =λ f =1kHz, ε=99% <0.1ms 1/ >10kHz In order to cope with the input signal fluctuations, need to overdesign DAQ system by a factor 10. Can this be mitigated? DAQ intro, Oct 20, 2015 68

NIM NIM (1964) Nuclear Instrumentation Modules NIM modules usually Do not need software, are not connected to PCs Implement logic and signal processing functions Discriminators, Coincidences, Amplifiers, Logic gates, Typically implement basic Trigger and Busy system New modules still appear on the market Very diffused in medium-sized HEP experiments Found in counting rooms of LHC exp. DAQ intro, Oct 20, 2015 69

VME VMEbus: modules communicate via a backplane Standardised way to access data Choice of many HEP experiments Relatively simple protocol A lot of commercially available functions More than 1000 VMEbus crates at CERN DAQ intro, Oct 20, 2015 70

Other (arising) standards PCI-based We know buses have limited scalability. Can we have network-based modular electronics? VXS essentially VME plus switched interconnectivity ATCA and derivatives standard designed for telecom companies High-redundancy, data-throughput, high power density being used for LHC upgrade programs DAQ intro, Oct 20, 2015 71

Deadtime and Efficiency System busy from trigger to end of processing Trigger rate with no deadtime = input rate f per sec. Dead time / trigger = sec. Ratio between the time the DAQ is busy and the total time For 1 second of live time = 1 + f seconds Live time fraction = 1 / (1 + f ) Real trigger (output) rate = f / (1 + f ) per sec. Efficiency: N saved /N tot = /f = 1/(1 + f ) Note, due to the fluctuations introduced by the stochastic process the efficiency will always be less 100% DAQ intro, Oct 20, 2015 72