Hardware Technologies for Robust Personal Communication Transceivers

Similar documents
Outline. Motivation. Analog Functional Testing in Mixed-Signal Systems. Motivation and Background. Built-In Self-Test Architecture

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on April 26, 2018 at 7:00 PM

APPLICATION NOTE UNDERSTANDING EFFECTIVE BITS

10GBASE-T. length of precoding response, and PMA training

Subscriber Pulse Metering (SPM) Detection

IEEE Protocol Implementation And Measurement Of Current Consumption by Rajan Rai

A GHz Constant KVCO Low Phase Noise LC-VCO and an Optimized Automatic Frequency Calibrator Applied in PLL Frequency Synthesizer

Sampling. Introduction to Digital Data Acquisition: Physical world is analog CSE/EE Digital systems need to

A New Space-Repetition Code Based on One Bit Feedback Compared to Alamouti Space-Time Code

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

A Dual-Band Through-the-Wall Imaging Radar Receiver Using a Reconfigurable High-Pass Filter

Design of FPGA- Based SPWM Single Phase Full-Bridge Inverter

ICM7213. One Second/One Minute Timebase Generator. Features. Description. Ordering Information. Pinout. August 1997

hi-rel and space product screening MicroWave Technology

Embedded Microcomputer Systems Lecture 9.1

SQUID-based Readout Schemes for Microcalorimeter Arrays

Spread Spectrum Signal for Digital Communications

PRACTICAL ANALOG DESIGN TECHNIQUES

Potential of SiC for Automotive Power Electronics. Departement Vehicle Electronics Fraunhofer IISB Page 1

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

PERFORMANCE COMPARISON BETWEEN MC-CDMA AND DS-CDMA SYSTEMS FOR AWGN AND RAYLEIGH FADING CHANNEL

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Encode Decode Sample Quantize [ ] [ ]

(2) The MOSFET. Review of. Learning Outcome. (Metal-Oxide-Semiconductor Field Effect Transistor) 2.0) Field Effect Transistor (FET)

PRACTICAL FILTER DESIGN & IMPLEMENTATION LAB

High-Order CCII-Based Mixed-Mode Universal Filter

AME50461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY

LETTER A Novel Adaptive Channel Estimation Scheme for DS-CDMA

A Novel Small Signal Power Line Quality Measurement System

Chapter 2: Sample Questions, Problems and Solutions Bölüm 2: Örnek Sorular, Problemler ve Çözümleri

INCREASE OF STRAIN GAGE OUTPUT VOLTAGE SIGNALS ACCURACY USING VIRTUAL INSTRUMENT WITH HARMONIC EXCITATION

4. INTERSYMBOL INTERFERENCE

Massachusetts Institute of Technology Dept. of Electrical Engineering and Computer Science Fall Semester, Introduction to EECS 2.

Delta- Sigma Modulator based Discrete Data Multiplier with Digital Output

Design of FPGA Based SPWM Single Phase Inverter

SOFTWARE DEFINED RADIO IN WIRELESS AD-HOC NETWORK

A Study on Performance Analysis for Error Probability in SWSK Systems

Comparison of Frequency Offset Estimation Methods for OFDM Burst Transmission in the Selective Fading Channels

ECE 333: Introduction to Communication Networks Fall Lecture 4: Physical layer II

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Continuous-Time Delta-Sigma. Shifting Dynamic Element Matching

11.11 Two-Channel Filter Banks 1/27

A Simplified Method for Phase Noise Calculation

Lecture 28: MOSFET as an Amplifier. Small-Signal Equivalent Circuit Models.

System 8000 Fiber-Optic Interfacility Links

HEXFET MOSFET TECHNOLOGY

Cooperative Detection and Communication in Wireless Sensor Networks

AME28461 SERIES EMI FILTER HYBRID-HIGH RELIABILITY

433MHz front-end with the SA601 or SA620

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

OFDM-based analog multiband: a scalable design for indoor mm-wave wireless communication

Measurement of Equivalent Input Distortion AN 20

Fitting Signals into Given Spectrum Modulation Methods

Tehrani N Journal of Scientific and Engineering Research, 2018, 5(7):1-7

Lecture 13: DUART serial I/O, part I

Cascaded Feedforward Sigma-delta Modulator for Wide Bandwidth Applications

Subband Coding of Speech Signals Using Decimation and Interpolation

FLEXIBLE ADC: A DITHER AND OVERSAMPLING BASED SOLUTION TO IMPROVE THE PERFORMANCE OF ADC SYSTEMS

Receiver Architecture

Introduction to Wireless Communication Systems ECE 476/ECE 501C/CS 513 Winter 2003

A Study of Implementation of Digital Signal Processing for Adaptive Array Antenna

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

LINEAR-PHASE FIR FILTERS: THE WINDOWING METHOD

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Analysis of SDR GNSS Using MATLAB

Low Jitter Audio Range PLL with ultra-low Power Dissipation

HEXFET MOSFET TECHNOLOGY

Introduction to CPM-OFDM: An Energy Efficient Multiple Access Transmission Scheme

Antenna Diversity Techniques for a Single Carrier System with Frequency Domain Equalization An Overview

Single Bit DACs in a Nutshell. Part I DAC Basics

ELEC 204 Digital Systems Design

Lecture 22. Circuit Design Techniques for Wireless Communications

A 5th order video band elliptic filter topology using OTRA based Fleischer Tow Biquad with MOS-C Realization

Power Ratio Reduction with OFDM Signals for Broadband Wireless Mobile Communication

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

Radioelectronics RF CMOS Transceiver Design

HB860H 2-phase Hybrid Servo Drive

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

DIGITALLY TUNED SINUSOIDAL OSCILLATOR USING MULTIPLE- OUTPUT CURRENT OPERATIONAL AMPLIFIER FOR APPLICATIONS IN HIGH STABLE ACOUSTICAL GENERATORS

INF 5460 Electronic noise Estimates and countermeasures. Lecture 11 (Mot 8) Sensors Practical examples

RFIC Design ELEN 351 Lecture 2: RFIC Architectures

FEATURES DESCRIPTION BENEFITS APPLICATIONS. Preliminary PT4501 Sub-1 GHz Wideband FSK Transceiver

ERX 3003 / RX 3003 HF Exciter / VLF-HF Receiver

Problem of calculating time delay between pulse arrivals

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

SELEX Elsag. 5/18/2012 R. Pucci SDR 12 WinnComm 1

Session 3. CMOS RF IC Design Principles

信號與系統 Signals and Systems

Lab 2: Common Source Amplifier.

A New Design of Log-Periodic Dipole Array (LPDA) Antenna

Your name. Scalable Regulated Three Phase Power Rectifier. Introduction. Existing System Designed in 1996 from Dr. Hess and Dr. Wall.

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

Lecture 29: Diode connected devices, mirrors, cascode connections. Context

Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.

A New 3-Bit Integrating Time to Digital Converter Using Time to Voltage Conversion Technique

Performance and Analysis with Power Quality improvement with Cascaded Multi-Level Inverter Fed BLDC Motor Drive

An Integrated 900 MHz Spread-Spectrum Wireless Receiver in 1-µm CMOS and a Suspended Inductor Technique

ELEC 350 Electronics I Fall 2014

SEVEN-LEVEL THREE PHASE CASCADED H-BRIDGE INVERTER WITH A SINGLE DC SOURCE

Cancellation of Power Amplifier Induced Nonlinear Self-Interference in Full-Duplex Transceivers

Transcription:

Hardware Techologies for Robust Persoal Commuicatio Trasceivers Hery Samueli Asad A. Abidi Gregory J. Pottie Yahya Rahmat-Samii Itegrated Circuits & Systems Laboratory Electrical Egieerig Departmet Uiversity of Califoria Los Ageles, CA 90024-1594

UCLA Low-Power Trasceiver Program Objective: Low-power, hadheld, robust trasceivers for idoor ad mobile persoal commuicatios Meas: Ivestigate aalog, digital, ad atea techologies, coupled tightly to system desig Up to 160 kb/s Robustess Space Diversity with Multiple Ateas Frequecy Diversity with Spread-Spectrum Time Diversity with ECC/Iterleavig Low Power Dissipatio Low-Voltage Custom Aalog & Digital CMOS Moolithic CMOS 915 MHz Receive/Trasmit Path Two-chip Desig; Miimum Discrete Compoets

The UCLA Frequecy-Hopped Spread-Spectrum CMOS Trasceiver Basebad Data I Frequecy Cotrol Logic Frequecy & Timig Acquisitio DDFS DDFS 10b 10b 915 MHz Local Oscillator Limiter LPF SSB Select 90 PA Power Cotrol LNA BPF Basebad Data Out FSK Detector Digital Limiter Limiter LPF Aalog LPF BPF 90 LNA Limiter LPF

Performace Specificatios of Hadset Power Dissipatio of Hadset 225 mw i receive, 300 mw i trasmit Frequecy Bad Radiated Power Data Rate Duplexig Multiple Access Method Codig Modulatio Power Supply IC Techology Receive Ateas 902-928 MHz (ulicesed ISM bad) 20 mw (max); 20 µw (mi) 2 to 160 kb/s (variable) Time Divisio Duplex betwee TX ad RX Frequecy-Hopped Spread-Spectrum CDMA Rate-½ Covolutioal Code (k=6) Biary or Quaterary FSK 3 V (max) 1-µm bulk CMOS Multiple miiature embedded elemets with space ad polarizatio diversity

Spread-Spectrum Systems: Hardware Implicatios Direct Sequece Frequecy Hopped Frequecy Diversity by makig chiprate >> symbol rate Covers wide badwidth with low hop-rate Equalizatio at chip-rate Highspeed sigal processig required Coheret receiver most commo Equalizatio at hop-rate oly Simple biary FSK modulatio may be used Mai advatage: SNR gai with coheret detectio, optimum modulatio Limitatio: High complexity No-coheret receiver is simple Mai advatage: Low-power receiver Limitatio: Sub-optimal chael capacity

Diversity Techiques Multiple Ateas Ateas receive ucorrelated sigals Use space ad polarizatio diversity Frequecy Spreadig Code-Divisio Multiple Access (CDMA); Direct Sequece OR Frequecy Hop Time-Divisio Multiple Access (TDMA); Equalizatio Time Diversity Codig Iterleavig Power Cotrol

Power Amplifier Switched Selectio FETs 3V 3V 75H 902-928 MHz from modulator 75µm 8µm 16µm 32µm 64µm 128µm 256µm 0.7pF 3V 13H 1-µH Choke DRF 100W Atea Other half of quasi-differetial power amplifier Amplifier attais 42% power coversio efficiecy at +15 dbm output power Biary-weighted array of FETs gives 36 db of power cotrol (6-b word) Iductively-loaded preamp drives FETs above 3-V supply Off-chip matchig etwork filters out harmoics

Frequecy-Hopped Sythesizer Direct Digital Frequecy Sythesizer Circuits implemeted o this prototype Frequecy Cotrol Word (11b) Phase Accumulator (11b) SINE ROM COSINE ROM I Q 10b DAC 10b DAC Ati-alias Filter Ati-alias Filter I 915 MHz Local Osc Q F/H S/S SSB Sig Select Cotrol DDFS produces samples of a siewave at a frequecy selected by 11-b word; istatly agile frequecy source DDFS output rage is 0 13 MHz; addig up-coverted outputs produces SSB 915 928 MHz; subtractig them produces 902 915 MHz 8-b matchig required betwee chaels for adequate image suppressio

10-b, 80 MHz D-A Coverter φ1 φ2 φ3 0.5 pf Pipelie Delay Data Registers LSB LSB 3 bits (Word N) 3b (N) Charge Redistributio DAC 1b(N) MSB MSB φ2 φ2 1 1 φ1 φ1 φ3 φ3 I & Q DDFS/DAC 27 ma at 3V, 80 MHz φ2 φ2 CM CM + + Q-to-V Buffer Low-power through differetial implemetatio usig quasi-passive charge-redistributio pipelies Liearity limited by capacitace mismatch, voltagedepedet parasitics Glitch free! φ2

Measured DDFS/DAC Spectral Outputs 50 MHz Sample Rate 3 V Supply 50 MHz Sample Rate 3 V Supply 16.715 MHz 62 db 57 db 0 5 MHz 0 25 MHz 57 dbc Spurious level as predicted set by capacitor mismatch Iter-cell capacitace causes o-liearity at high frequecy

Basebad Toe-Select Filter Trackig Hopped Local Oscillator RF I Low-Order Ati-alias Filter Fifth-Order Elliptic Lowpass Filter To Digital FSK Detector Dowcoverted Spectrum LPF Respose 13 MHz +13 MHz 13 MHz +13 MHz 5th-order Elliptic LPF with 200-kHz cutoff implemeted as SCF; dissipates 15 mw from 3- V at 5 MHz sample rate. Operates up to 20 MHz. 60 db stopbad atteuatio. LPF sets oise badwidth of etire system 0-120 0 Frequecy, khz 1000

Lowpass Chael-Select Filter Dowcoverted Spectrum LPF Respose 13 MHz +13 MHz 13 MHz +13 MHz 26 MHz 915 MHz >40 db Dowcovert f RF /16 0dB 620 khz 50dB at 13 MHz 2d-Order Butterworth Prefilter f RF /64 24dB 230 khz 320 khz 6th-Order Elliptic Chael Filter 50 db LNA BQ1 Q = 0.65 Gai = 4 BQ2 Q = 8.1 Gai = 4 BQ3 Q = 1.9 Gai = 1

Measured Filter Performace 70 V/Hz i passbad 4.6 ma from 3V 200 pf total o-chip capacitace

Digital Toe Detector coswt (1b) I&D I&D A + B A + B Max Select MSB siwt (1b) I&D I&D A + B A + B MUX 9b 1-bit oversampled correlator (programmable oversample rate) Multipliers are switches, itegrators are accumulators 1.9 sq mm active area implemetatio will dissipate 2 mw

Ratioale Uderlyig UCLA Low-Power Trasceiver Radio pagig receiver is the most evolved low-eergy wireless device today. Receives 500 to 1000 b/s at 400 MHz to 900 MHz. Log battery life obtaied through very high level of itegratio (two chips) ad optimized system desig UCLA trasceiver uses this as a model. Key extesios are: Two-way commuicatio Much higher data rate 160 kb/s (programmable) Robust operatio i multipath eviromet Diversity Large multi-user capacity CDMA spread-spectrum Features Biary FSK modulatio of carrier (like pager) Frequecy-hopped spread-spectrum Simple demodulatio after de-hoppig (like pager) Two-chip trasceiver (like pagig receiver)

New Techology for Etchig Iductors Need fast etchat i p+ doped substrates Should miimally etch exposed metallizatio Xeo DiFluoride (XeF 2 ) gasphase etchat Etches hemispherical pits aisotropically through array of small holes i oxide Depth of etchig may be visually moitored through semi-trasparet itride

1 GHz Cotiuous-Time LNA ad Mixer A demostratio of the fudametal capability of MOSFETs to attai low oise ad wide dyamic rage, at low power 1-µm CMOS operatig at 3V; matched to 50W at iput Drai 8 ma from 3V VC M3 1000µm M10 960µm 50H 3µm RF I+ M1 300µm VG M2 RF I IF+ LO+ M6 LO 300µm M9 IF LO+ RF+ M4 80µm RF M5

LNA Desig Ratioale 2 Gai= Q R g = s m ( w C) R 50W R 0 2 1 s F T ª H G I K J F H G I2 50W w K J s w0 Measured f T vs V GS -V t 5 4 3 2 1 0.1 0.2 0.3 0.4 0.5 V GS -V t, V 50 H o-chip iductor load Rs 50 23 db gai requires bias at (V GS V t )=0.6V for sufficietly high f T LNA + mixer drai 8 ma from 3 V

Chael-Select Filter LNA 2d-Order Butterworth Prefilter 6th-Order Elliptic Chael Filter 0.5dB >40 db 12dB 620 khz 54dB at 14 MHz 24dB 230 khz 320 khz 50 db 915 MHz Curret drai of active filter ~ 3.5 ma Iput-referred oise ~ 40 V/ Hz Capacitor spread = 108 Iput capacitor ~ 0.45 pf Output compressio poit ~ 2 V ptp

Icreasig DDFS/DAC Clock Frequecy 100Ω f2 f3 f3 f2 1 1 f5 f5 CM f4 CM + + 500µm ( + Elimiate two clock phases, f4 ad f5, i buffer drivig o-chip capacitive load Rescale DDFS. Carry-select adder i accumulator. Use ope-loop buffer to drive polyphase filter through four-fet switch upcoversio mixers 3rd-order distortio, icludig buffer < 45 db 600 µm 100 W

Polyphase Filter for Sidebad Selectio Q 600 W 0.3 pf ~270 ~180 I I ~0 ~90 Q Extesio of the RC-CR phase-shift etwork, with four-phase iputs ad outputs Reiforces oe sequece of quadrature phases (clockwise, say), while atteuatig the other Robust agaist compoet mismatches (orderof-magitude better tha sigle-phase etwork) Similarly selects oe sidebad after upcoversio (60 db rejectio with 10 phase error i LO) Image Desired O Hz 90 0 I Q LO Image LO LO + Desired

Trasmitter Test Chip 6 3.8 mm active area 65 ma active curret

Trasmitter Output Spectra No off-chip filter at power amplifier output Measuremets at mid-rage level +5 dbm

Curret Drai i Trasceiver Parts 0 0 30 ma 8 ma 8 ma 20 ma + 7 ma PD Filt VCO 7 ma 32 13 ma 14 ma Limitig Amplifier Limitig Amplifier 2 ma Chael Filter Chael Filter 7 ma 15 ma

Measured Performace of Frot-Ed 0-2 -4-6 -8-10 -12-14 -16 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.0 2.2 Frequecy, GHz