Synchronization of single-channel stepper motor drivers reduces noise and interference

Similar documents
M2 3 Introduction to Switching Regulators. 1. What is a switching power supply? 2. What types of switchers are available?

Application Note 5324

ISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8

EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER

TEA2019 CURRENT MODE SWITCHING POWER SUPPLY CONTROL CIRCUIT DIRECT DRIVE OF THE EXTERNAL SWITCHING TRANSISTOR POSITIVE AND NEGATIVE OUTPUT CUR-

ORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF

Obsolete Product(s) - Obsolete Product(s)

Proceedings of International Conference on Mechanical, Electrical and Medical Intelligent System 2017

Lecture 5: DC-DC Conversion

EE 40 Final Project Basic Circuit

A1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier.

Table of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)

Solid-state Timer H3CT

FROM ANALOG TO DIGITAL

4.5 Biasing in BJT Amplifier Circuits

EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK

Design of Power Factor Correction Circuit Using AP1662

Step Down Voltage Regulator with Reset TLE 6365

Control circuit for a Self-Oscillating Power Supply (SOPS) TDA8385

Design And Implementation Of Multiple Output Switch Mode Power Supply

Solid-state Multi-functional Timer

HI-8585, HI ARINC 429 Line Driver PIN CONFIGURATION DESCRIPTION SUPPLY VOLTAGES FUNCTION TABLE FEATURES PIN DESCRIPTION TABLE

f t 2cos 2 Modulator Figure 21: DSB-SC modulation.

ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)

Communication Systems. Department of Electronics and Electrical Engineering

Primary Side Control SMPS with Integrated MOSFET

Chapter 1: Introduction

Power losses in pulsed voltage source inverters/rectifiers with sinusoidal currents

SCiCoreDrive62 +DC T5 U V W -DC. SCiCore 62. IGBT/MOSFET drivers

EE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling

EE201 Circuit Theory I Fall

4 20mA Interface-IC AM462 for industrial µ-processor applications

Memorandum on Impulse Winding Tester

SEMICONDUCTOR TECHNICAL DATA KIA3820F/FK. Gate Pulse Modulator. FLP-8. MAXIMUM RATING (Ta=25 ) LINE - UP. MARKING (US8 Package) US8

Analog Circuits EC / EE / IN. For

Introduction to Soft Switching

CURRENT MODE PWM+PFM CONTROLLER WITH BUILT-IN HIGH VOLTAGE MOSFET

Data Sheet, Rev. 3.4, August 2007 TLE 6711 G/GL. Multifunctional Voltage Regulator and Watchdog. Automotive Power

GG6005. General Description. Features. Applications DIP-8A Primary Side Control SMPS with Integrated MOSFET

MX629. DELTA MODULATION CODEC meets Mil-Std DATA BULLETIN. Military Communications Multiplexers, Switches, & Phones

A New Electronic Timer. P.L. Nonn and J.C. Sprott. February 1968 PLP 179. Plasma Studies. University of Wisconsin

Smart High-Side Power Switch Two Channels: 2 x 30mΩ Current Sense

AN303 APPLICATION NOTE

Phase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c

COMBITRON Program Schedule

Fixed-Frequency, 650V CoolSET in DS0-12 Package

PRM and VTM Parallel Array Operation

Development of Temporary Ground Wire Detection Device

Transmission Lines. Transmission Lines :: Topics. Introduction Wave Propagation Termination Reflections Summary. Introduction.

The ramp is normally enabled but can be selectively disabled by suitable wiring to an external switch.

Time Control Technique

LD7539H 12/24/2012. Green-Mode PWM Controller with BNO and OTP Protections. General Description. Features. Applications. Typical Application. Rev.

LD7830H 06/27/2012. High Power Factor Flyback LED Controller with HV Start-up. Features. General Description. Applications. Typical Application

A8502 Wide Input Voltage Range, High Efficiency Fault Tolerant LED Driver

AOZ7111. Critical Conduction Mode PFC Controller. Features. General Description. Applications. Typical Application AOZ7111

Potato IC. Contact Potato Semiconductor for IP or detail. PotatoSemi High frequency noise cancellation technology.

Explanation of Maximum Ratings and Characteristics for Thyristors

Fixed-Frequency, 800V CoolSET in DS0-12 Package

PI90LV9637. LVDS High-Speed Differential Line Receivers. Features. Description. Applications PI90LV9637

16.5 ADDITIONAL EXAMPLES

Investigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method

Version 2.1, 6 May 2011

Time Control Technique

HF Transformer Based Grid-Connected Inverter Topology for Photovoltaic Systems

VIPer12ADIP / VIPer12AS

ATEE Adriana FLORESCU

Application Note AN-1083

Model Number Structure

Programmable DC Electronic Loads 8600 Series

500 V, 1 A to 3 A High Voltage 3-phase Motor Driver ICs SLA6870MH, SMA/SLA6860MH Series. Packages

Programmable DC Electronic Load 8600 Series

Sensing method Application Appearance Sensing distance Model Convergent-reflective Small type 30±3 mm

PROFET BTS 736 L2. Smart High-Side Power Switch Two Channels: 2 x 40mΩ Status Feedback

A Harmonic Circulation Current Reduction Method for Parallel Operation of UPS with a Three-Phase PWM Inverter

AK8777B. Overview. Features

Generating Polar Modulation with R&S SMU200A

ECE3204 Microelectronics II Bitar / McNeill. ECE 3204 / Term D-2017 Problem Set 7

LD5761B 04/27/2015. High Voltage with Two-Level Frequency. Green-Mode PWM Controller. General Description. Features. Applications. Typical Application

Connection. Input II EEx ia IIC without SC red. Composition

A New ZVS-PWM Full-Bridge Converter

Diodes. Diodes, Page 1

VOLTAGE DOUBLER BOOST RECTIFIER BASED ON THREE-STATE SWITCHING CELL FOR UPS APPLICATIONS

Monitoring Technique. VARIMETER Current relay BA 9053, MK 9053N

Simulation Analysis of DC-DC Circuit Based on Simulink in Intelligent Vehicle Terminal

A New Voltage Sag and Swell Compensator Switched by Hysteresis Voltage Control Method

Industrial, High Repetition Rate Picosecond Laser

Three-Level TAIPEI Rectifier

PI90LV022, PI90LVB022

MX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information

Accurate Tunable-Gain 1/x Circuit Using Capacitor Charging Scheme

P. Bruschi: Project guidelines PSM Project guidelines.

N e v e r s t o p t h i n k i n g.

Discontinued Product

Usually use an op-amp circuit Often found as a pre-amplifier to ADC circuitry Simple circuit to computer natural logarithm

CoolSET -F3R ICE3RBR4765JZ. Off-Line SMPS Current Mode Controller with integrated 650V CoolMOS and Startup cell (frequency jitter Mode) in DIP-7

EECE 301 Signals & Systems Prof. Mark Fowler

CoolSET -F3 ICE3A1065ELJ. Off-Line SMPS Current Mode Controller with integrated 650V CoolMOS and Startup Cell (Latched and frequency jitter Mode)

CoolSET -F3R ICE3BR4765J. Off-Line SMPS Current Mode Controller with integrated 650V CoolMOS and Startup cell (frequency jitter Mode) in DIP-8

Sensing, Computing, Actuating

= f 8 f 2 L C. i C. 8 f C. Q1 open Q2 close (1+D)T DT 2. i C = i L. Figure 2: Typical Waveforms of a Step-Down Converter.

Transcription:

hronizaion of single-channel sepper moor drivers reduces noise and inerference n mos applicaions, a non-synchronized operaion causes no problems. However, in some cases he swiching of he wo channels inerfere, causing audible noise and vibraions from he moor. By synchronizing he swiching in he wo channels, inerference and noise will be cancelled. hronizaion of New JRC s sepper moor drivers The single channel sepper moor drivers NJM31 and NJM30A are no synchronized in he ypical applicaion of fig. 1, i.e. he PWM swiching of one channel is oally independen of he oher cannel. Noe ha he Dual channel drivers (NJM31/ 32/ 33/34 and 35) all are synchronized by design. The basic operaion of he PWM swiching is described in he daa shee of each circui. mprovemens by synchronizaion From he elecrical poin of view, synchronizaion 180 ou of phase gives some major improvemens. Wih wo channels free-running, he peak supply curren will be he sum of he curren in he wo channels, as shown in figure 2. When synchronized 180 ou of phase, he wo channels will never be on a he same ime. Peak supply curren is hen equal o he peak value of one channel. Higher-order harmonics will also be significanly reduced in ampliude. This means a reduced need for power supply filering, or beer filering from he same filering componens. Magneically coupled noise o nearby circuiry will also be reduced as he peak curren and higher order harmonics are reduced. +5 V +5 V Phase A Channel 1{ 1A 0A 8 V V V Phase R CC MM M B 1 NJM30A 0 M A 1 15 Sepper Moor 56 kω +5 V +5 V Phase B Channel 2{ 1B 0B 8 V 1 Phase R V CC M B 1 NJM30A 0 M 15 A 2 4, 5 10 16 56 kω Diodes are UF 4001 or BYV2 rr < 100ns Figure 1. Typical sepper moor driver applicaion wih NJM30A.

Curren Channel 1 moor curren Channel 2 moor curren Supply curren Figure 2. Typical supply curren wih wo channels free-running. Curren Channel 1 moor curren Channel 2 moor curren Supply curren Figure 3. Timing diagram wih wo channels during synchronized operaion. V T 1.2 V 0.6 V Channel 2 moor curen off Timing pin volage, V T f pulled low, oupu will urn on. Figure 4. Moor curren and V T volage vs.ime. The design Fig. 3 shows he iming diagram during synchronized operaion. Channel 1 is designaed he maser, and channel 2 he slave. When synchronized, he off-ime of he slave will no be conrolled by he inernal monosable flip-flop, bu by he urn-off of he maser. By increasing he iming capacior value (and hereby increasing he off-imeof he slave), he maser will always give he urn-on rigger pulse before he monosable. As long as he oal duy cycle (he sum of channel 1 & 2 duy cycles), are less han 100%, he wo channel will never be urned on simulaneously. The operaion of he monosable flip-flop is shown in fig 4. n he moor curren oupu-on sae, he V T volage is consanly kep a abou 1.2 V a he T (Timing) pin. When he moor peak curren is reached, he monosable flipflop is riggered, and V T decreases as discharges hrough R T. A V T =0.6 V a comparaor reses he monosable flip-flop, and urns he oupu on again. An exernal sinking oupu conneced o he T-pin could discharge in a very shor ime, and induce an immediae urn-on. The circui diagram is shown in figure 5. A 403 CMOS Schmi rigger NAND-gae and some exernal componens form an edge deecor o generae he sync pulses. Gae #1 deecs he off-sae of channel 1. The volage divider resisor nework including and R2 reduces he inpu volage swing o equal he 403 supply volage. f is below 15 V, 403 can be fed by, and he volage divider nework could be omied.

n he off-sae boh M A1 and M A2 are high (= ) giving a low oupu of gae #1. Gae #2 invers he signal, and sends i hrough a high pass filer, acing as a posiive edge deecor. For each posiive ransiion of gae #2 (occurring when channel 1 is urned off), a shor negaive pulse is generaed a he oupu of gae #3. The oher inpu of gae #3 () may be used as a disable inpu. The diode a he oupu of gae #3 makes i a sinking oupu. A each negaive pulse a gae #3 oupu, he capacior of 1.5 nf is discharged, and he oupu of he driver accordingly urned on. +5V Phase A Channel 1A 1{ 0A 8 V Phase R V CC M B 1 NJM 0 30A M A 1 15 Sepper Moor 56 kω 403 #2 #1 R2 10 kω 10 kω +5V 1N4148 Phase B 1B Channel 2{ 0B #3 1N4148 1.5 nf 56 kω 8 V R V 1 Phase CC M B 1 NJM30A 0 M 15 A R T Diodes are UF 4001 or BYV2 rr < 100ns Figure 5. Two NJM30A in synchronized operaion using a maser/slave configuraion. Vcc R2 R4 C2 T1 C1 T2 T3 C3 CT RC R3 R5 R6 R GND Figure 6. hronising circui Schemaics.

V RC 1/ fosc V V RC- 1/ fsync Figure. Signal a he RC inpu and sync pulse, wihou sync pulse, sync pulse and wih syncpulse. Vcc RC C1 D2 CT D1 GND Figure 8. hronise circui for an square wave sync signal. hronising he RC Oscillaor On NJM31 o NJM3 Mehod 1 To synchronise he RC oscillaor wih an exernal signal You will need some exra ransisors, resisors and capaciors. The synchronising circui in figure 6 works o synchronise wo RC oscillaors or o synchronise he RC oscillaor wih an exernal sync pulse. The free RC oscillaor frequency mus be lower han he sync frequency. For componen value se able below. T1, T3 BC548B T2 BC558B,R5 1k resisor R2,R3,R4 10k resisor R6 40k resisor R 24 resisor,ct Should be chosen afer he sync. frequency.

n order o ge he sync circui o work properly he free oscillaor frequency should be as close as possible o he sync frequency. is also imporan ha he negaive slope of he RC signal (see figure ) is minimum 1 µs in order o have he RS flip flop in he sepper moor driver circui se. To calculae your free oscillaor frequency f osc you can use he approximaion formula below: f osc = 1 / ( 0. R T ) f your ime ( see figure ) is o shor, less han 1 µs, hen you can enlarge i by increasing he value of and a he same ime decrease he value of R T o keep he same frequency f osc. This mehod is also useful if you wan o synchronise wo RC oscillaors. You mus chose one o be he maser and he oher o be slave. The maser oscillaor mus have a higher frequency han he slave oscillaors. The same synchronise circui as in figure 6 can be used. Mehod 2 Wih one capacior and wo diodes you can synchronise he RC oscillaor wih an exernal square wave. C1 = 10 nf D1,D2 = 1N4148 = 24 Ω.