EMC problems from Common Mode Noise on High Speed Differential Signals

Similar documents
Predicting and Controlling Common Mode Noise from High Speed Differential Signals

Differential Signaling is the Opiate of the Masses

The Ground Myth IEEE. Bruce Archambeault, Ph.D. IBM Distinguished Engineer, IEEE Fellow 18 November 2008

DEPARTMENT FOR CONTINUING EDUCATION

EMI. Chris Herrick. Applications Engineer

Frequently Asked EMC Questions (and Answers)

EDA365. DesignCon 2008

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott

Relationship Between Signal Integrity and EMC

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology

Advanced Transmission Lines. Transmission Line 1

Near-Field Scanning. Searching for Root Causes

Modeling of EM1 Emissions from Microstrip Structures with Imperfect Reference Planes

Electromagnetic Band Gap Structure for Common Mode Filtering of High Speed Differential Signals

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

ECE 497 JS Lecture - 22 Timing & Signaling

Top Ten EMC Problems & EMC Troubleshooting Techniques by Kenneth Wyatt, DVD, Colorado Springs Rev. 1, Feb 26, 2007

Texas Instruments DisplayPort Design Guide

Microcircuit Electrical Issues

Course Introduction Purpose Objectives Content Learning Time

PCB Design Techniques for the SI and EMC of Gb/s Differential Transmission Lines

MICTOR. High-Speed Stacking Connector

DDR4 memory interface: Solving PCB design challenges

Effective Routing of Multiple Loads

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Designing Your EMI Filter

High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516

Design for Guaranteed EMC Compliance

Technical Report Printed Circuit Board Decoupling Capacitor Performance For Optimum EMC Design

Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices)

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

Chapter 16 PCB Layout and Stackup

Intel 82566/82562V Layout Checklist (version 1.0)

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5

Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction.

Differential Signaling

BIRD 74 - recap. April 7, Minor revisions Jan. 22, 2009

HOW SMALL PCB DESIGN TEAMS CAN SOLVE HIGH-SPEED DESIGN CHALLENGES WITH DESIGN RULE CHECKING MENTOR GRAPHICS

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

High Speed Characterization Report

x-mgc Part Number: FCU-022M101

DesignCon Power Distribution Planes: To Split or Not to Split? Technical panel: Bruce Archambeault. Michael Steinberger.

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

Signal Integrity, Part 1 of 3

LVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS

VLSI is scaling faster than number of interface pins

LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0

Differential Signal and Common Mode Signal in Time Domain

EMC Simulation of Consumer Electronic Devices

Application Note 5044

The Challenges of Differential Bus Design

A NEW COMMON-MODE VOLTAGE PROBE FOR PREDICTING EMI FROM UNSHIELDED DIFFERENTIAL-PAIR CABLES

Plane Crazy, Part 2 BEYOND DESIGN. by Barry Olney

PCB. Electromagnetic radiation due to high speed logic from different PCB layouts. (First Draft)

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

11 Myths of EMI/EMC ORBEL.COM. Exploring common misconceptions and clarifying them. MYTH #1: EMI/EMC is black magic.

Design Considerations for High-Speed RS-485 Data Links

Matched Length Matched Delay

Effectively Using the EM 6992 Near Field Probe Kit to Troubleshoot EMI Issues

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz

High Speed Characterization Report

1. TABLE OF FIGURES APPLICATION NOTE OVERVIEW EMI...5

Features. = +25 C, 50 Ohm System, Vcc= 5V

ITG Electronics, Inc.

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

Adjusting Signal Timing (Part 1)

Z-Dok High-Performance Docking Connector

IEEE CX4 Quantitative Analysis of Return-Loss

RESISTIVE POWER SPLITTERS AND DIVIDERS

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?

PHY DESIGN RECOMMENDATIONS FOR PCB LAYOUT

Taking the Mystery out of Signal Integrity

Suppression Techniques using X2Y as a Broadband EMI Filter IEEE International Symposium on EMC, Boston, MA

Differential Pair Routing

Ensuring Signal and Power Integrity for High-Speed Digital Systems

PCI-EXPRESS CLOCK SOURCE. Features

AltiumLive 2017: Component selection for EMC

A Novel Embedded Common-mode Filter for above GHz differential signals based on Metamaterial concept. Tzong-Lin Wu

ECE Microwave Engineering

CFORTH-X2-10GB-CX4 Specifications Rev. D00A

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation

EMI AND BEL MAGNETIC ICM

Impedance-Controlled Routing. Contents

Introduction to EMI/EMC Challenges and Their Solution

Cross Coupling Between Power and Signal Traces on Printed Circuit Boards

Does skew really degrade SERDES performance?

Losses Induced by Asymmetry in Differential Transmission Lines

Brief Overview of EM Computational Modeling Techniques for Real-World Engineering Problems

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Using the CDC857 and CDCV850 to Transform a Single-Ended Clock Signal Into Differential Outputs

CROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems

Transcription:

EMC problems from Common Mode Noise on High Speed Differential Signals Bruce Archambeault, PhD Alma Jaze, Sam Connor, Jay Diepenbrock IBM barch@us.ibm.com 1

Differential Signals Commonly used for high speed communications Gb/s common 2

Common Mode Effects are Important! Differential Signals will have some amount of common mode Add individual signals rather than subtract Small amount of skew, rise/fall time mismatch or pulse amplitude mismatch can cause significant CM Likely to cause negative EMC effects Likely to cause noise between GND planes between PCBs Potential to not include these effects with eye pattern predictions Likely to cause problems on I/O cables 3

Pseudo-Differential Nets Are the drivers really differential? Or complementary single ended nets? True differential requires no nearby reference plane Currents will exist on reference plane 4

Microstrip Electric/Magnetic Field Lines Common Mode 8 mil wide trace, 8 mils above plane, 65/115 ohm) Electric Field Lines Vcc Courtesy of Hyperlynx 5

Microstrip Electric/Magnetic Field Lines Differential Mode 8 mil wide trace, 8 mils above plane, 65/115 ohm) Electric Field Lines Vcc Courtesy of Hyperlynx 6

Electric/Magnetic Field Lines Symmetrical Stripline (Differential) GND Vcc Courtesy of Hyperlynx 7

Electric/Magnetic Field Lines Asymmetrical Stripline (Differential) Courtesy of Hyperlynx 8

Pseudo-Differential Nets Reference Plane Currents Signal integrity is greatly helped by the use of differential nets Added redundancy allows more signal loss Cheaper materials Increased immunity from external disturbance Disturbance is same on both traces, so ignored by differential receiver Currents in reference plane are balanced only if: Traces are equal length (within 10-20 mils) Drivers are EXACTLY balanced Perfect wiring/material symmetry Not likely! 9

What About Pseudo-Differential Nets? So-called differential traces are typically NOT truly differential Two complementary single-ended drivers relative to ground Skew, rise/fall variation, and amplitude mismatch Asymmetric spacing of pair to ground plane Receiver is differential Senses difference between two nets (independent of ground ) Provides good immunity to common mode noise Good for signal quality/integrity 10

Pseudo-Differential Nets Current in Nearby Plane Balanced/Differential currents have matching current in nearby plane No issue for discontinuities Any unbalanced (common mode) currents have return currents in nearby plane that must return to source! All normal concerns for single-ended nets apply! 11

Why Control Common Mode Noise in Differential Pairs? Common Mode Noise is inevitable in practical differential pairs Skew Rise/fall time mismatch Amplitude mismatch Asymmetry in channel; e. g., vias, trace/dielectric variations, glass weave effect, etc. Common mode noise is a big problem in EMC! Common mode noise can increase differential crosstalk 12

Common-Mode Noise on PCB Differential microstrip pair Differential driver Noise (crosstalk) Common-mode current Noise (emissions) Noise (emissions) Multilayer PCB 13

Common Mode from skew on Differential Mode Signals Small amount of skew (from differential signal point of view) results in significant CM As little as 1% of bit width (UI) for skew can have significant EMI effects As little as 10% of bit width skew creates CM signal of equivalent amplitude as initial signals Simulation of CM from simple spreadsheet analysis 14

What Causes In-Pair Skew? Trace Length mis-match One trace close to edge of groundreference plane Fiber weave effects Different dielectric constant if trace over fiber or goop Asymmetrical ground-reference vias near differential vias 15

0.6 Individual Channels of Differential Signal with Skew 2 Gb/s with 50 ps Rise and Fall Time (+/- 1.0 volts) 0.4 0.2 Voltage 0-0.2-0.4 Channel 1 No Skew 10 ps 20 ps 50 ps 100 ps 150 ps 200 ps -0.6 5.0E-10 1.0E-09 1.5E-09 2.0E-09 2.5E-09 3.0E-09 Time (seconds) 16

0.6 Common Mode Voltage on Differential Pair Due to In-Pair Skew 2 Gb/s with 50 ps Rise and Fall Time (+/- 1.0 volts) 0.4 Amplitude (volts) 0.2 0.0-0.2-0.4 10 ps 20 ps 50 ps 100 ps 150 ps 200 ps -0.6 5.0E-10 1.0E-09 1.5E-09 2.0E-09 2.5E-09 3.0E-09 3.5E-09 4.0E-09 4.5E-09 5.0E-09 Time (seconds) 17

Common Mode Voltage on Differential Pair Due to In-Pair Skew 2 Gb/s with 50 ps Rise and Fall Time (+/- 1.0 volts) 110 105 100 95 10 ps 20 ps 50 ps 100 ps 150 ps 200 ps Level (dbuv) 90 85 80 75 70 65 60 0.0E+00 1.0E+09 2.0E+09 3.0E+09 4.0E+09 5.0E+09 6.0E+09 7.0E+09 8.0E+09 9.0E+09 1.0E+10 Frequency (Hz) 18

Extra Skew from Close Proximity to Plane Edge 1 cm Microstrip (5 mil wide, 3 mil height, 1/2 oz) 2 1.8 1.6 1.4 Skew (ps/cm) 1.2 1 0.8 0.6 0.4 0.2 0 0 5 10 15 20 25 Distance From Reference Plane Edge (mils) 19

18 Percentage of Unit Interval Additional Skew Created From Close Proximity to Edge of Ground-Reference Plane 16 14 % of UI 12 10 8 4 cm Micrstrip @ 1 trace width from edge 4 cm Micrstrip @ 2 trace width from edge 6 4 2 0 0 5 10 15 20 25 Date Rate (Gb/s) 20

Rise/Fall Time Mismatch Small amounts of mismatch create significant CM noise Not as significant as skew, but harder to control! Causes Charge/discharge time within IC/ASIC 21

0.6 Example of Effect for Differential Signal with Rise/Fall Time Mismatch 2 Gb/s Square Wave (Rise/Fall = 50 & 100 ps) 0.4 Channel 1 Channel 2 T/R=50/100ps 0.2 Voltage 0-0.2-0.4-0.6 0.0E+00 2.0E-10 4.0E-10 6.0E-10 8.0E-10 1.0E-09 1.2E-09 1.4E-09 1.6E-09 1.8E-09 2.0E-09 Time (Seconds) 22

0.2 0.15 Common Mode Voltage on Differential Pair Due to Rise/Fall Time Mismatch 2 Gb/s with Differential Signal +/- 1.0 Volts T/R=50/100ps T/R=50/150ps T/R=50/200ps 0.1 0.05 Level (volts) 0-0.05-0.1-0.15-0.2 0 5E-10 1E-09 1.5E-09 2E-09 2.5E-09 3E-09 3.5E-09 4E-09 4.5E-09 5E-09 Time (seconds) 23

100 Common Mode Voltage on Differential Pair Due to Rise/Fall Time Mismatch 2 Gb/s with Differential Signal +/- 1.0 Volts 95 90 85 T/R=50/55ps T/R=50/100ps T/R=50/150ps T/R=50/200ps Level (dbuv) 80 75 70 65 60 55 50 0.0E+00 2.0E+09 4.0E+09 6.0E+09 8.0E+09 1.0E+10 Frequency (Hz) 24

Amplitude Mismatch Small amounts of mismatch create significant CM noise Harmonics are additive with other sources of CM noise Causes Typically imbalance within ASIC/IC 25

Common Mode Voltage on Differential Pair Due to Amplitude Mismatch Clock 2 Gb/s with (100 ps Rise/Fall Time) Nominal Differential Signal +/- 1.0 V 0.06 0.04 0.02 Amplitude (volts) 0.00-0.02-0.04 10 mv Mismatch 25 mv Mismatch 50 mv Mismatch 100 mv Mismatch 150 mv Mismatch -0.06 0.0E+00 5.0E-10 1.0E-09 1.5E-09 2.0E-09 2.5E-09 3.0E-09 3.5E-09 4.0E-09 4.5E-09 5.0E-09 Time (Seconds) 26

90 Common Mode Voltage on Differential Pair Due to Amplitude Mismatch Clock 2 Gb/s with (100 ps Rise/Fall Time) Nominal Differential Signal +/- 1.0 Volts 80 70 10 mv Mismatch 25 mv Mismatch 50 mv Mismatch 100 mv Mismatch 150 mv Mismatch Level (dbuv) 60 50 40 30 20 0.0E+00 1.0E+09 2.0E+09 3.0E+09 4.0E+09 5.0E+09 6.0E+09 7.0E+09 8.0E+09 9.0E+09 1.0E+10 Frequency (Hz) 27

Common Mode from Via Asymmetry Significant CM created! Top View Side View Signal Vias 50 mils GND Via Signal Vias GND Via 28

Differential to Single Ended Via Mode Conversion Due to GND Via Asymmetry (In Line) 10 mils between planes 0-20 -40 Transfer Function (db) -60-80 -100-120 50 mils 100 mils 200 mils 500 mils 1000 mils 2000 mils 3000 mils 50 mils w/ perfect symetry -140 1.0E+08 1.0E+09 1.0E+10 1.0E+11 Frequency (Hz) 29

Differential to Single Ended Via Mode Conversion Due to GND Via Asymmetry (In Line) 10 mils between planes (Eleven Planes with Through Via) 0-20 Transfer Function (db) -40-60 -80-100 50 mils 100 mils 200 mils 500 mils 1000 mils 2000 mils 3000 mils -120 1.0E+08 1.0E+09 1.0E+10 1.0E+11 Frequency (Hz) 30

Via Symmetry Effect on Common Mode Conversion 31

Top View of the Board: Different GND configurations GND @90 deg GND @75 deg GND @60 deg 20 mils GND @45 deg GND @30 deg SIG2 PORT 1+ / 2+ 20 mils GND @15 deg GND @00 deg 20 mils SIG1 PORT 1- / 2- PORT 3 GND 1 1000 mils X 1/17/2012 32

Asymmetric Ground Via Effects 33 1/17/2012 33

Asymmetry with Two GND Vias 34

35

36

37

38

39

40

Common Mode is Impossible to Avoid Many other asymmetries can add to common mode noise creation Differential pair routed near edge of plane Dielectric effects For EMI, small amounts of CM noise is significant! Above 1 GHz, 1 mv of CM noise is risky! 1mV = 60 dbuv CM filters are required if cables not heavily shielded 41

Board-to-Board Differential Pair Issues PCB Plane 2 Microstrip Connector Microstrip V Ground-to-Ground noise PCB Plane 1 42

Example Measured Differential Individual Signal-to-GND 500 mv P-P (each) Individual Differential Signals ADDED Common Mode Noise 170 mv P-P 43

Measured GND-to-GND Voltage 205 mv P-P 44

Antenna Structures Dipole antenna Non-Dipole antenna PCB GND planes 45

Pin Assignment Controls Inductance for CM signals 37.17 nh 25.21 nh (a) (b) 16.85 nh 20.97 nh (c) (d) Signal Pin Related Ground Pins 46

Connector Pin Assignment Different pins within same pair may have different loop Inductance for CM Ground pins Differential pair 4 3 2 1 pin 1 -- 26.6nH pin 2 -- 23.6nH pin 3 -- 31.8nH pin 4 -- 28.8nH 47

Summary Real-world differential signals still have currents in ground-reference planes Differential signals WILL have common mode noise Care is needed to minimize common mode noise Common mode noise causes EMC issues on external cables and between boards In-pair skew, rise/fall time mismatch, amplitude mismatch, and physical channel asymmetry cause common mode noise GND via asymmetry Trace close to edge of ground-reference plane Dielectric weave effects 48